Table of Contents
Advertisement
6-26. IC PIN FUNCTION DESCRIPTION
• PANEL BOARD IC901 (SYSTEM CONTROLLER)
LC876764C-52C7 (US, Canadian, E, Singapore, Taiwan, Korean, Australian models),
LC876796B-52D8 (AEP, UK, CIS, Chilean, Peruvian, Mexican models)
Pin No.
Pin Name
1
SYS-MUTE
2
RDS DO
3
TU/EVOL DO
4
CD RESET
5
CD CE
6
MP3 CE
7
CLK-SHIFT
8
LCK
9
TU CE
10
MP3 SYNC
11
RESET
12
XT1
13
XT2
14
VSS1
15
CF1
16
CF2
17
VDD1
18
POWER DOWN
19
TU-SIG/MIC
20
CD BUSY
21
SPEANA-L
22
SPEANA-M
23
SPEANA-H
24
KEY3
25
KEY2
26
KEY1
27
HOLD
28
RDS CLK
29
RMC
30 to 40
G1 to G11
41 to 45
S1 to S5
46
VDD3
47
A PHOTO/S6
48
B PHOTO/S7
49
REC REV/S8
50
B MODE/S9
I/O
O
Line muting on/off control signal output terminal
I
RDS serial data input from the FM/AM tuner unit
O
Serial data output to the FM/AM tuner unit, motor/plunger driver and electrical volume
O
Reset signal output to the CD DSP
O
Chip enable signal output to the CD DSP
Chip enable signal output to the MP3 decoder (AEP, UK, CIS, Chilean, Peruvian and Mexican
O
models)
O
Shift clock signal output terminal Not used
O
Latch clock signal output to the motor/plunger driver
O
Chip enable signal output to the FM/AM tuner unit
SYNC signal input from the MP3 decoder (AEP, UK, CIS, Chilean, Peruvian and Mexican
I
models)
System reset signal input from the reset signal generator "L": reset
I
For several hundreds msec. after the power supply rises, "L" is input, then it changes to "H"
I
System clock input terminal (32.768 kHz)
O
System clock output terminal (32.768 kHz)
—
Ground terminal
I
System clock input terminal (8.64 MHz)
O
System clock output terminal (8.64 MHz)
—
Power supply terminal (+3.3V)
I
Power down detection signal input terminal
RDS signal input (AEP and UK models) and MIC signal input (except US, Canadian, AEP, UK,
I
CIS models) terminal
I
Optical pick-up up/down detection and tray open/close detection signal input terminal
I
Spectrum analyzer drive signal input terminal (low band)
I
Spectrum analyzer drive signal input terminal (middle band)
I
Spectrum analyzer drive signal input terminal (high band)
I
Front panel key input terminal (A/D input)
I
Front panel key input terminal (A/D input)
I
Front panel key input terminal (A/D input)
I
System malfunction signal (hold signal) input from the power amplifier circuit
I
RDS serial data transfer clock signal input from the tuner unit
I
Remote control signal input terminal
O
Grid drive signal output to the fluorescent indicator tube
O
Segment drive signal output to the fluorescent indicator tube
—
Power supply terminal (+3.3V)
Deck-A tape reel rotating detection signal input and segment drive signal output to the fluorescent
I/O
indicator tube
Deck-B tape reel rotating detection signal input and segment drive signal output to the fluorescent
I/O
indicator tube
Recording (reverse direction) detection signal input and segment drive signal output to the
I/O
fluorescent indicator tube
Deck-B mode detection signal input and segment drive signal output to the fluorescent indicator
I/O
tube
Description
CX-JN5
Ver 1.1
47
Advertisement
Table of Contents
