Table of Contents
Advertisement
B0 = A for SEL L B1 = A for SEL H
Flash_Power
+3.3V_I/O
R531
0
1/8W
R532
NC
+5V_STY_ON
Flash_Power
+
C501
C502
C503
22uF/16V
0.1uF
0.1uF
GND
OCMADDR[0..21]
3
OCMADDR[0..21]
OCMDATA[0..15]
3
OCMDATA[0..15]
/OCM_WE
3
/OCM_WE
/OCM_RE
3
/OCM_RE
/OCM_CS
3
/ROM_CS
/RESET
3
/RESET
Flash_Power
OCMADDR1
OCMDATA0
OCMDATA1
OCMDATA2
OCMDATA3
OCMDATA12
OCMDATA13
OCMDATA14
OCMDATA15
OCMADDR0
OCMADDR15
OCMADDR13
OCMADDR11
OCMADDR9
OCMADDR21
OCMADDR19
OCMADDR8
OCMADDR6
OCMADDR4
OCMADDR2
FTR-125-01-S-D
NC On Promjet
GND
PROMJET Emulator Header for a X16 memory
Samtec FTR-125-01-S-D
+5V_STY_ON
/BYTE
U500
OCMADDR21
10
A20
DQ15/A1
OCMADDR[0..21]
OCMADDR20
9
A19
DQ14
OCMADDR19
16
A18
DQ13
OCMADDR18
17
A17
DQ12
OCMADDR17
48
A16
DQ11
OCMADDR16
1
A15
DQ10
OCMADDR15
2
A14
DQ9
OCMADDR14
3
A13
DQ8
OCMADDR13
4
A12
DQ7
OCMADDR12
5
A11
DQ6
OCMADDR11
6
A10
DQ5
OCMADDR10
7
A9
DQ4
OCMADDR9
8
A8
DQ3
OCMADDR8
18
A7
DQ2
OCMADDR7
19
A6
DQ1
OCMADDR6
20
A5
DQ0
OCMADDR5
21
A4
OCMADDR4
22
A3
RESET#
OCMADDR3
23
A2
CE#
OCMADDR2
24
+3.3V_I/O
A1
OE#
OCMADDR1
25
A0
WE#
BYTE#
Ready/Busy#
R529
0
1/16W
13
NC
14
/WP_ACC
VCC
VSS
R530
VSS
NC
C504
0.1uF
Am29LV800DT
R504
10K
1/16W
Foot Print for a X16 Flash
12VS
GND
+3.3V_I/O
CN500
/OCM_WE
1
2
/ROM_CS
3
4
/OCM_RE
5
6
OCMDATA8
7
8
OCMDATA9
9
10
OCMDATA10
11
12
OCMDATA11
13
14
OCMDATA4
15
16
OCMDATA5
17
18
OCMDATA6
19
20
OCMDATA7
21
22
23
24
OCMADDR17
25
26
OCMADDR16
27
28
OCMADDR14
29
30
OCMADDR12
31
32
OCMADDR10
33
34
35
36
37
38
39
40
OCMADDR20
41
42
OCMADDR18
43
44
OCMADDR7
45
46
OCMADDR5
47
48
OCMADDR3
49
50
GND
U501
OCMDATA15
6
1
SEL
B1
5
2
VCC
GND
4
3
OCMADDR0
A
B0
NC7SB3157
GND
+3.3V_I/O
45
43
OCMDATA14
+3.3V_I/O
R501
41
OCMDATA13
NC
39
OCMDATA12
36
OCMDATA11
34
OCMDATA10
/ROM_CS
32
OCMDATA9
30
OCMDATA8
44
OCMDATA7
42
OCMDATA6
R533
40
OCMDATA5
0
1/16W
38
OCMDATA4
R502
35
OCMDATA3
10K
1/16W
33
OCMDATA2
31
OCMDATA1
29
OCMDATA0
12
/RESET
26
28
/OCM_RE
11
/OCM_WE
47
/BYTE
15
Flash_Power
37
27
46
GND
95
+3.3V_I/O
OCMADDR1
OCMADDR2
OCMADDR3
OCMADDR4
OCMADDR5
OCMADDR6
OCMADDR7
OCMADDR8
OCMADDR10
OCMADDR11
OCMADDR12
OCMADDR0
R520
NC
OCMADDR9
R521
NC
OCMADDR13
R522
NC
OCMADDR14
R523
NC
OCMADDR15
R524
NC
OCMADDR16
R525
NC
OCMADDR17
R526
0
1/16W
OCMADDR18
R527
NC
OCMADDR19
R528
0
1/16W
PZC09DABN
GND
6:0:
I2C to JTAG bridge address or General use
12:7:
For General Purpose use
13:
000 = 20-bit address, 8-bit EXT I/F
14:
001 = 24-bit address, 8-bit EXT I/F
15:
010 = 20-bit address, 16-bit EXT I/F
011 = 24-bit address, 16-bit EXT I/F
1XX = OCM disabled, external parallel control bus (testbench)
CN501
16:
Open (Internal ROM on, and mapped to top 32K)
1
Close (Internal ROM off-boot from ext ROM)
2
17:
00 = I2C to JTAG Bridge disabled
3
18:
01 = ICD_SDA on VGA1_SDA, ICD_SCL on VGA1_SCL
10 = ICD_SDA on VGA0_SDA, ICD_SCL on VGA0-SCL
+3.3V_I/O
IROM MODE
11 = I2C to JTAG bridge disabled, 5 JTAG signals mapped
to AVS Pins
R503
NC
19:
Open/0 (External Oscillator on TCLK pin)
Close/1 (XTAL and Internal Oscillator)
R534
0
1/16W
AOC (Top Victory) Electronics Co., Ltd.
GND
Title
Size
Document Number
B
Date:
Tuesday, September 20, 2005
Dell W2606C
+3.3V_I/O
BOOTSTRAP HEADER
OPEN=0
SHUNTED=1
Memory I/F Cortez
Rev
TV2365W-2J
A
Sheet
6
of
10
Advertisement
Table of Contents
