Advertisement
KRF-V6200D/V7200D
Port No.
Port Name
17
PDN
18
TST1
19
CSD1
20
CAD0
21
LOUT4
22
ROUT4
23
LOUT3
24
ROUT3
25
LOUT2
26
ROUT2
27
LOUT1
28
ROUT 1
29
TST2
30
NC
31
LIN
32
RIN
33
DZF2
34
VCOM
35
VREFH
36
AVDD
37
AVSS
38
DZF1
39
MCLK
40
P/S
41
DIF0
42
DIF1
43
LOOP0
44
TDM0
8
CIRCUIT DESCRIPTION
I/O
Explanations
I
Power-Down and Reset port.
Test port.
I
This port should be connected to DVSS.
I
Chip Address-1 port.
I
Chip Address-0 port.
O
DAC4 L-ch Analog Output port.
O
DAC4 R-ch Analog Output port.
O
DAC3 L-ch Analog Output port.
O
DAC3 R-ch Analog Output port.
O
DAC2 L-ch Analog Output port.
O
DAC2 R-ch Analog Output port.
O
DAC1 L-ch Analog Output port.
O
DAC1 R-ch Analog Output port.
Test port. This port should be left fl oating or
I
connected to AVSS.
-
No Connect.
I
L-ch Analog Input port.
I
R-ch Analog Input port.
O
Zero Input Detect 2-port.
Common Voltage Output port, AVDD/2.
O
Large external capacitor 2.2uF is used to
reduce power-supply noise.
I
Positive Voltage Reference Input port, AVDD.
-
Analog Power Supply port, 4.5-5.5V.
-
Analog Ground port, 0V.
O
Zero Input Detect 1-port.
I
Master Clock Input port.
I
Parallel/Serial Selection port.
Audio data Interface Format 0 port in parallel
I
control mode.
Audio data Interface Format 1 port in parallel
I
control mode.
Loopback Mode 0 port in parallel control mode.
I
Enable digital loop-back from ADC to 4DACs.
I
TDM I/F Format Mode port.
Logic
When "L", the AK4628A is powered-down and the
control registers are reset to default state.
If the state of P/S or CAD1-0 changes, then the
AK4628A must be reset by PDN.
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
When the input data of the group 1 follow total 8192
LRCK cycles with "0" input data, this port goes to "H".
And when RSTN bit is "0", PWDAN port is "0", this
port goes to "H". It always is in "L" when P/S is "H".
-
-
-
-
When the input data of the group 1 follow total 8192
LRCK cycles with "0" input data, this port goes to "H".
And when RSTN bit is "0", PWDAN port is "0", this
port goes to "H". Output is selected by setting DZFE
port when P/S is "H".
-
L: Serial control mode, H: Parallel control mode.
-
-
-
L: Normal mode, H: TDM mode.
Advertisement
