4.1
A.1
B.1
I/O Address Map ................................................................................................... 64
B.2
Memory Address Map ......................................................................................... 66
B.3
IRQ Mapping Chart ............................................................................................... 68
C.1
Mating Connectors ................................................................................................ 71
Preface
XIII