Registry & Dma Variables; Registry Variables - Asus 3DP-V500TX User Manual

Table of Contents

Advertisement

A. REGISTRY & DMA VARIABLES

Registry Variables

In addition to the standard registry variables set up by the driver and the display
applet, the following configuration variables are used. They are located in:
HKEY_LOCAL_MACHINE\SYSTEM\CurrentControlSet\Services\glint\Device
Timing Register Configuration
See the GLINT Hardware Reference Manual for details of the registers described in
this section.
GlintTiming.VTGSerialClk: If defined this register is used to program the GLINT
VTGSerialClk register. If not defined then a suitable default value will be used.
This register controls some fundamental VRAM size values. It should be modified
in the oemsetup.inf file supplied with the driver for a given board.
GlintTiming.LBMemoryCtl:
GlintTiming.LBMemoryCtlMask: These two variables are used as a pair. The Ctl
variable specifies a value to be loaded into the GLINT LBMemoryCtl register. The
CtlMask variable specifies which bits of that register are to be modified. If ulValue
is the value read from the LBMemoryCtl register then the new value loaded is:
(ulValue & ~CtlMask) | (Ctl & CtlMask).
If the Ctl variable is not defined or is zero then the value defined by resistors on the
board is used. If the CtlMask variable does not exist then a value of -1 is used. You
must reboot for changes in this variable to take effect.
GlintTiming.FBMemoryCtl:
GlintTiming.FBMemoryCtlMask: These variables are used in the same way as the
LBMemoryCtl variables but they control the value to be loaded into the GLINT
FBMemoryCtl register.
If the Ctl variable is not defined or is zero then the value defined by resistors on the
board is used. If the CtlMask variable does not exist then a value of -1 is used. You
must reboot for changes in this variable to take effect.
GlintTiming.FBModeSel:
GlintTiming.FBModeSelMask: These variables are used in the same way as the
FBMemoryCtl variables but they control the value to be loaded into the GLINT
FBModeSel register.
If the Ctl variable is not defined or is zero then the value defined by resistors on the
board is used. If the CtlMask variable does not exist then a value of -1 is used. You
must reboot for changes in this variable to take effect.
GlintTiming.Use2ClockMemoryCtl: If defined and nonzero this variable causes
default 2 clock memory cycle timing values to be loaded into the LBMemoryCtl and
FBMemoryCtl registers.
In this case the registry variables
GlintTiming.LBMemoryCtl and GlintTiming.FBMemoryCtl are ignored. By de-
fault this variable is defined and nonzero. This provides backward compatibility
with driver releases before version 1.6 where the clock timing was forced to 2 clocks
for a page access and 5 clocks for a non-page access. You must reboot to change.
ASUS 3DP-V500TX
21

Advertisement

Table of Contents
loading

Table of Contents