Mitsubishi Electric MELSEC iQ-R Series Manual page 94

Intelligent function module
Hide thumbs Also See for MELSEC iQ-R Series:
Table of Contents

Advertisement

■ Example
The following tables show the examples of values specified to the randomly selected device (plDev), values read to the read
data storage destination (psBuf), and the number of bytes of read data.
Device to be read randomly
M100 to M115
D10 to D13
M0 to M13
T10
LCN100 to LCN101
Values specified to the randomly selected device (plDev)
Specification
position
plDev[0]
plDev[1]
plDev[2]
plDev[3]
plDev[4]
plDev[5]
plDev[6]
plDev[7]
plDev[8]
plDev[9]
plDev[10]
plDev[11]
plDev[12]
plDev[13]
plDev[14]
plDev[15]
Values read to the read data storage destination (psBuf)
Storage position
psBuf[0]
psBuf[1]
psBuf[2]
psBuf[3]
psBuf[4]
psBuf[5]
psBuf[6]
psBuf[7]
psBuf[8]
psBuf[9]
psBuf[10]
Number of bytes of read data
(psBuf[0] to psBuf[10] = 11)  2 = 22
3 DETAILS OF FUNCTION
92
3.2 MELSEC iQ-R Series Data Link Functions
Current value
All bits are OFF.
10 is stored in D10, 200 is stored in D11, 300 is stored in D12, and 400 is stored in D13.
All bits are ON.
'10' is stored in T10.
0x1 is stored in LCN100 and 0x10000 is stored in LCN101.
Specified value
5
DevM
100
16
DevD
10
4
DevM
0
14
DevTN
10
1
DevLCN
100
2
Read device
M100 to M115
D10
D11
D12
D13
M0 to M13
T10
LCN100
LCN101
Description
Number of blocks = 5
Device type = M
Start device number = 100
Number of read points = 16
Device type = D
Start device number = 10
Number of read points = 4
Device type = M
Start device number = 0
Number of read points = 14
Device type = T
Start device number = 10
Number of read points = 1
Device type = LCN
Start device number = 100
Number of read points = 2
Read value
0
10
200
300
400
3FFFH
10
0x1
0x10000
Block
Block 1: M100 to M115
Block 2: D10 to D13
Block 3: M0 to M13
Block 4: T10
Block 5: LCN100 to LCN101
Description
All the bit devices from M100 to M115 are OFF.
D10=10
D11=200
D12=300
D13=400
All the bit devices from M0 to M13 are ON.
T10=10
Lower bit of LCN100 = 0x0001
Upper bit of LCN100 = 0x0000
Lower bit of LCN101 = 0x0000
Upper bit of LCN101 = 0x0001

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec iq-r c

Table of Contents