Table of Contents
Advertisement
SCHEMATIC DIAGRAM
TO FRONT PCB
TO VR PCB
TO FRONT PCB
TO DSP
PCB
TO DSP PCB
(INPUT LEVEL)
os
Tor CONTROL
FEB
0:08
(BASS)
(TREBLE)
(BALANCE)
(MASTER VR)
TO H/P AMP PCB
INPUT BALANCE
see
P Pca
——
z
z
AMP P,C.B.
of
Bod
woe
3ee
jee
Q101,106 — TC9163N
ODO Tires
OOO Tira
7
10.0.0) pov
(009900) r a r e
io
Q102,103
TCOI64N
|
il
TP
1
104,105
TC9I62N
pO
Eas
EL
9 1 S a) ES) AD BS ay WEB
7°
O
TpO
(3 HEAD PHONE
os
Front Amp Circuit
{S)
C483
1OOPISL)
cal3
DSP Buffer
R299
REIT
ROIS
K
1K
POWER
PCB
ieee
re
a
cad:
@ 1075
3
10
om
C471
1/50
R473
C475
473
39
10/50
1/50
FRONT
Leh
QUT
br
FRONT
R916
Bla
ik
22/50
R474 390
476
C478
10/50
R470
R472 I C
15K
15K |
E {Rear Level
# | Control
Audio Output
Baffer Circuit
Ci67
=R225
10/50
470
J108
Q801,802 STK4216MKIO
ca42 /\ R850
100/56-Too_1/2w
iow
, 0108
2
eT
ae D
rc
<= oO a
~»
Or
er EP
BLK
peo
4064 Pa
J068
c808
1750
+H
RRI
841,842
2SkK373-GR
0809
RELAY|
JVcc
ON
INTERMEDIATE
IMPGO6B
rO-eeteh MUTE
pee VOLTAGE DET ae
ie
mers
CIRCUIT
oven. LOAD
TOAD
=
per
oa
Ve
= dedsonth RL(TO S809)
1K
BRN
f
:
Qyicz '.
'
RLE
R929
t
Q108,109
4.7K
ices |
4.7 1/2W
BLK
a
Qt, 12
Gs)
LU
L804
io
FEE
TT A
|
2
pPC4570-HA
a
Aan
s
of BAI5218
Hl
dwcesl
5
(oe
FA
sey
;
Hl
=—\
3
ca4t
=
Ett.
4
Ss
10/50
Tern
10 vaw
4
DSP
se
CeO naito se0s)
e
_
HH
Bow
+10
vee
Pty
+
Do
Eee eG
+n
Say
~10
:
ae
@azd LU
05
RELAY P.C.B
One
:
Pen
go]
ot
mr
co
-
Lhd
eo]
ms
i-4
i-4
L ouT
a
a2
=
[int]
KOI Ho}s
Guo
S$
ss
4
ime
aC
-B2
SG
(P OUT!
+—@)
SP
fee
482
ml
Essees/s
og] esse
5} +10
LJ
KES
4 3X2 NI
SVEXaK3KeX1
YeVvsKaX3
ay
POOGOOOHMOCHE
[OOQOOOO)
[OOOOOOH{OHOOGOGOMHOGXHOO(HHXDSOHIOOOGSHS]
-—_——_—_———_--
728-3
JIZO~ 2 VCR3/AUX
J130-3
TUNER
JI30-4
TAPE!
J130-5
TAPE2/0AT
JI39
J072
sole
.
4001
Joos
sT06
TO
EQ
PCB
TO
MONITOR
PCB
TO
CONT
PCB
TO
POWER
PCB
TO
OSP
PCB
TO
BUFFER
AMP
PCB
Advertisement
Table of Contents
