Fujitsu MB15C02 Datasheet page 12

Single serial input pll frequency synthesizer
Table of Contents

Advertisement

MB15C02
4. Setting the Divide Ratio
(1) Serial data format
The format of the serial data is shown is Figure 3. The serial data is composed of a control bit and divide ratio
setting data. The control bit selects the programmable divider or programmable reference divider.
In case of the programmable divider, serial data consists of 18 bits(6 bits for the swallow counter and 12 bits for the
programmable counter) and 1 control bit as shown in Figure 3.1. In case of the programmable reference divider,
the serial data consists of 14 divider bits and 1 control bit as shown in Figure 3.2.
The control bit is set to 0 to identify the serial data for the programmable divider and to 1 to select the serial data
for the programmable reference divider.
LSB
A
A
C
0
1
control bit
C
control bit
Figure 3.2. Divide ratio for the programmable reference divider
12
Figure 3. Serial data format
Direction of data input
A
A
A
A
N
2
3
4
5
0
Swallow counter
Figure 3.1. Divide ratio for the programmable divider
LSB
Direction of data input
R
R
R
R
R
0
1
2
3
4
Programmable reference counter
N
N
N
N
N
N
1
2
3
4
5
6
Programmable counter
R
R
R
R
R
R
5
6
7
8
9
10
MSB
N
N
N
N
N
7
8
9
10
11
MSB
R
R
R
11
12
13

Advertisement

Table of Contents
loading

Table of Contents