Download Print this page

Sony BKP-5090 Installation And Maintenance Manual page 107

Camera upgrade board

Advertisement

TC74VHC163FT(EL) (TOSHIBA)FLAT PACKAGE
C-MOS PRESETTABLE SYNCHRONOUS 4-BIT BINARY COUNTER
—TOP VIEW—
RD
IN
1
V
16
DD
CK
IN
2
15
CO
OUT
A (DATA A)
3
14
IN
QA
OUT
B (DATA B)
4
13
IN
QB
OUT
C (DATA C)
IN
5
12
QC
OUT
D (DATA D)
6
11
IN
QD
OUT
EN1
7
10
IN
EN2
IN
LD
8
GND
9
IN
COUNT SEQUENCE
MODE SELECTION
CONTROL INPUTS
MODE
RD
LD
EN1
EN2
RESET
0
x
x
x
(SYNCHRONOUS)
PRESET
1
0
x
x
(SYNCHRONOUS)
1
1
0
x
NO COUNT
1
1
x
0
NO COUNT
1
1
1
1
COUNT
CARRY OUTPUT "CO"
QA
QB
QC
CO
QD
EN2
CO IS HIGH WHEN EN2 INPUT IS
HIGH AND COUNT IS "15".
TC74VHC20F(EL) (TOSHIBA)FLAT PACKAGE
TC74VHC20FT(EL) (TOSHIBA)FLAT PACKAGE
C-MOS 4-INPUT POSITIVE-NAND GATE
—TOP VIEW—
14
13
12
11
10
9
8
A
V
NC
DD
B
C
D
Y = A • B • C • D =
A
0
NC
GND
0
1
2
3
4
5
6
7
0
0
0
1
1
1
TC7S08FU(TE85R) (TOSHIBA)FLAT PACKAGE
TC7SH08FU-TE85R (TOSHIBA)CHIP PACKAGE
C-MOS 2-INPUT AND GATE
—TOP VIEW—
2
4
A
1
A
5 V
DD
1
Y =
B
B
2
Y = A • B = A + B
GND 3
4
A
B
Y
0
0
0
0
1
0
1
0
0
0 : LOW LEVEL
1
1
1
1 : HIGH LEVEL
BKP-5090
9
LD
3
14
A
QA
4
13
B
QB
12
5
C
QC
11
6
D
QD
2
7
15
EN1
CO
10
EN2
RD
1
OUTPUTS
COUNT
QD
QC
QB
QA
0
0
0
0
0
1
0
0
0
1
2
0
0
1
0
3
0
0
1
1
4
0
1
0
0
5
0
1
0
1
6
0
1
1
0
7
0
1
1
1
8
1
0
0
0
9
1
0
0
1
10
1
0
1
0
11
1
0
1
1
12
1
1
0
0
13
1
1
0
1
14
1
1
1
0
15
1
1
1
1
A
B
Y =
Y
C
D
A
B
C
D
+
+
+
B
C
D
Y
0
0
0
1
0
0
1
1
0
1
0
1
0
1
1
1
1
0
0
1
1
0
1
1
1
1
0
1
0 : LOW LEVEL
1
1
1
0
1 : HIGH LEVEL
Y
TC7S32FU(TE85R) (TOSHIBA)FLAT PACKAGE
TC7SH32FU-TE85R (TOSHIBA)FLAT PACKAGE
C-MOS 2-INPUT OR GATE
—TOP VIEW—
2
1
5 V
DD
A
A
4
1
Y =
B
B
2
GND 3
4
A
B
Y = A + B =
A
B
Y
0
0
0
0
1
1
1
0
1
0 : LOW LEVEL
1
1
1
1 : HIGH LEVEL
TC7S66FU (TOSHIBA)
TC7S66FU(TE85R)
C-MOS ANALOG SWITCH
—TOP VIEW—
IN/OUT
1
V
5
DD
OUT/IN
2
3
4
GND
CONT
TC7S86FU (TOSHIBA)CHIP PACKAGE
TC7S86FU(TE85R)
C-MOS 2-INPUT EXCLUSIVE OR GATE
—TOP VIEW—
2
1
5 V
DD
A
4
1
Y
B
2
GND 3
4
A
B
Y =
• B + A •
A
B
Y
0
0
0
0
1
1
1
0
1
0
: LOW LEVEL
1
1
0
1
: HIGH LEVEL
TC7SH02FU (TOSHIBA)CHIP PACKAGE
TC7SH02FU-TE85R
C-MOS 2-INPUT NOR GATE
—TOP VIEW—
1
1
5 V
A
A
DD
4
2
Y =
B
B
2
A + B
A
B
GND 3
4
Y =
=
A
B
Y
0
0
1
0
1
0
1
0
0
0
: LOW LEVEL
1
1
0
1
: HIGH LEVEL
TC7SH04FU (TOSHIBA)CHIP PACKAGE
TC7SH04FU-TE85R
C-MOS INVERTER
—TOP VIEW—
2
4
1
5 V
DD
A
A
Y =
2
A
Y =
GND 3
4
A
Y
0
1
0 : LOW LEVEL
1
0
1 : HIGH LEVEL
Y
Y
Y
6-15
IC

Advertisement

loading