Schematic Diagram - Main Board (1/2) - Sony SWF-BR100 Service Manual

Table of Contents

Advertisement

SWF-BR100
3-6.

SCHEMATIC DIAGRAM - MAIN Board (1/2) -

1
2
A
VDD3.3V
1
B
GND
2
256fs_MCLK
3
NC --> GND
4
NC
5
NC
6
PU(TX)/PD(RX)(GPIO)
7
WS_INT(GPIO)
8
NC
9
C
NC
10
GND
11
FFC1
GND
12
RF100
Debug
13
RF
MODULATOR
NC(IRQ)
14
(WS001)
NC --> 3.3V
15
NC(Open)-->3.3V
16
17
WS_RST(PU)
D
WS_SCLK
18
WS_SDA
19
WS_DATA_Z(Open)
20
21
WS_DATA_X(Open)
WS_LRCK_W
22
GND
23
WS_BCK_W
24
WS_DATA_Y(Open)
25
E
WS_DATA_W
26
F
WR1
KEY_POWER
1
KEY_PAIR
2
>01S
GND
3
LED(G)
4
LED
BOARD
G
LED(R)
5
CN801
(Page 15)
D-GND
1
TXD1
2
RTS1
3
H
3.3V
4
(NC)
CLK1
5
RXD1
6
CNVSS
7
RESET
8
D-GND
9
I
J
K
SWF-BR100
• See page 22 for Waveforms. • See page 22 for IC Block Diagrams. • See page 26 for IC Pin Function Description.
3
4
5
MAIN BOARD
(1/2)
R259
CN108
100
DETECT
26P
FB102
JL125
JL126
RESN
JL113
256FS
SDA
JL174
R257
0
C103
JL173
0.1
JL172
R151 100
C101
JL114
R149 100
GPI02
0.1
JL112
JL111
C200
R110
470
CL113
4.7k
C116
6.3V
0.1
CL124
JL115
JL110
R210
JL109
0
JL108
SCL
JL118
R154 100
RESN
R109
JL117
R153 100
SCL
10k
JL116
R152 100
SDA
JL121
R248
100
R104
10k
JL120
R247
100
JL124
R160 220
LRCK
CL140
R159
JL123
FB100
330
BCK
JL119
R246
100
JL122
DATA
R158
100
R107
22k
CL103
CN106
5P
JL155
JL154
CN102
9P
CL137
CL136
JL161
R214
100
CL135
JL160
RTS1
CL134
R215
100
CL132
JL159
CLK1
CL131
JL158
RB102
CL130
CL187
100
TXD1
CL129
CL186
RXD1
CL185
CNVSS
RESET
C153
C154
470p
470p
Q109, 111
LED DRIVE
JL148
Q111
Q109
0
3.5
RN2902
RN1902
JL150
2
R227
0
4.1
4.1
0
6
1
0.1
4.1
4.1
3
4
R226
0
5
C164
C163
4.1
0
470p
470p
6
7
8
CL114
C105
0.01
R111
R258
R113
R249
4.7k
100k
10k
100k
CL175
R105
1k
R103
1k
CL176
3.2
76
WS_SCL
77
-
78
CL102
!RTS6!
79
-
80
-
81
CL104
(WS_RF_FB)
82
-
83
-
84
-
85
-
86
-
IC111
87
-
88
CL106
!KI2!
SYSTEM CONTROLLER
89
IC111
CL107
!KI1!
R5F3650ECDFB
CL183
0
90
DEST
91
CL101
MODEL
92
-
93
-
94
AVSS
95
-
3.5
96
VREF
CL182
3.5
97
AVCC
98
SIN4
99
CL105
SOUT4
100
CL178
(JIG)
JL107
R112
R121
47k
10k
R127
47k
1
R124
C107
R117
1M
0.1
100k
IC101
JL106
RESET SIGNAL GENERATOR
IC101
PST8435UL
Q102
LSCR523UBFS8TL
2.1
3.5
RESET SWITCH
3
CD
VDD
C106
R118
0.22
47k
JL104
0
3.5
4
OUT
GND
JL105
D101
R115
C108
C114
DA2J10100L
100k
0.01
0.022
18
18
9
10
11
12
R125
100
50
-
49
-
48
MC_RTS7
47
MC_CLK7
46
CL126
MC_RXD7
45
CL125
R252
MC_TXD7
10k
CL181
44
0
WR
43
3.5
CL174
DAMP_SMUTE
CL173
42
3.5
DAMP_LATCH
CL172
41
3.3
DAMP_OVF
CL171
40
3.5
DAMP_INIT
CL128
R250 10k
39
0
!HOLD!
38
DRIVER_RST(EN)
CL165
37
3.5
PCON_PVDD
R148
36
-
35
0.5
DAMP_SHIFT
34
R146 47k
CL123
-
CL170
33
0.5
DAMP_SCDT
32
0
!RTS1!
31
0
CLK1
30
0
SCL1
29
0
SDA1
R147 10k
28
SDA2
R126
27
SCL2
CL164
26
3.5
PCON1(3.3V)
R242
1k
R130
10k
CL163
JL171
X100
8MHz
C115
C110
C102
C104
100
0.1
0.1
0.1
16V
JL144
4.1
2
1
C109
C178
0.1
100
16V
13
14
15
JL129
1
2
3
4
5
4.7k
R164
1k
6
7
>101S
8
RTS1
MAIN
9
CLK1
BOARD
10
(2/2)
RXD1
(Page 19)
11
TXD1
12
13
47k
14
15
16
17
R119
10k
C203
1000
6.3V
C170
1000
6.3V

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents