References - Motorola 56F805 Hardware User Manual

LQFP
Low-profile Quad Flat Pack
MPIO
Multi Purpose Input and Output Port; shares package pins with other
peripherals on the chip and can function as a GPIO
TM
OnCE
On-Chip Emulation, a debug bus and port created by Motorola to enable
designers to create a low-cost hardware interface for a
professional-quality debug environment
PCB
Printed Circuit Board
PLL
Phase Locked Loop
PWM
Pulse Width Modulation
RAM
Random Access Memory
ROM
Read-Only Memory
SCI
Serial Communications Interface
SPI
Serial Peripheral Interface Port
SRAM
Static Random Access Memory
UART
Universal Asynchronous Receiver/Transmitter

References

The following sources were referenced to produce this manual:
[1] DSP56800 Family Manual, Motorola, DSP56800FM/D
[2] DSP56F801/803/805/807 User's Manual, Motorola, DSP56F801-7UM/D
[3] 56F805 Technical Data, Motorola, DSP56F805/D
[4] CiA Draft Recommendation DR-303-1, Cabling and Connector Pin
Assignment, Version 1.0, CAN in Automation
[5] CAN Specification 2.0B, BOSCH or CAN in Automation
MOTOROLA
Freescale Semiconductor, Inc.
Preface
For More Information On This Product,
Go to: www.freescale.com
xi