Advertisement
IC200
DDR0_A[0-12]
H5TQ1G63DFR-PBC
N3
DDR0_A[0]
A0
VREFCA
DDR0_A[1]
P7
A1
DDR0_A[2]
P3
A2
DDR0_A[3]
N2
A3
VREFDQ
DDR0_A[4]
P8
A4
DDR0_A[5]
P2
A5
R8
DDR0_A[6]
A6
ZQ
DDR0_A[7]
R2
A7
DDR0_A[8]
T8
A8
R3
DDR0_A[9]
A9
VDD_1
DDR0_A[10]
L7
A10/AP
VDD_2
R7
DDR0_A[11]
A11
VDD_3
DDR0_A[12]
N7
A12/BC
VDD_4
T3
A13
VDD_5
VDD_6
M7
A15
VDD_7
VDD_8
M2
DDR0_BA[0]
BA0
VDD_9
N8
DDR0_BA[1]
BA1
M3
DDR0_BA[2]
BA2
VDDQ_1
J7
DDR0_CLK
100 1%
CK
VDDQ_2
R201
K7
DDR0_CLKN
CK
VDDQ_3
K9
DDR0_CKE
CKE
VDDQ_4
+1.5VQ0
VDDQ_5
L2
CS
VDDQ_6
K1
DDR0_ODT
ODT
VDDQ_7
J3
DDR0_RASN
RAS
VDDQ_8
K3
R200
DDR0_CASN
CAS
VDDQ_9
L3
150
DDR0_WEN
WE
NC_1
T2
DDR0_RESET_N
RESET
NC_2
NC_3
NC_4
F3
DDR0_DQS[0]
DQSL
NC_6
G3
DDR0_DQS_N[0]
DQSL
C7
DDR0_DQS[1]
DQSU
VSS_1
B7
DDR0_DQS_N[1]
DQSU
VSS_2
VSS_3
E7
DDR0_DATA[0-15]
DDR0_DM[0]
DML
VSS_4
D3
DDR0_DM[1]
DMU
VSS_5
VSS_6
E3
DDR0_DATA[0]
DQL0
VSS_7
F7
DDR0_DATA[1]
DQL1
VSS_8
F2
DDR0_DATA[2]
DQL2
VSS_9
F8
DDR0_DATA[3]
DQL3
VSS_10
H3
DDR0_DATA[4]
DQL4
VSS_11
H8
DDR0_DATA[5]
DQL5
VSS_12
G2
DDR0_DATA[6]
DQL6
H7
DDR0_DATA[7]
DQL7
VSSQ_1
D7
DDR0_DATA[8]
DQU0
VSSQ_2
C3
DDR0_DATA[9]
DQU1
VSSQ_3
C8
DDR0_DATA[10]
DQU2
VSSQ_4
C2
DDR0_DATA[11]
DQU3
VSSQ_5
A7
DDR0_DATA[12]
DQU4
VSSQ_6
A2
DDR0_DATA[13]
DQU5
VSSQ_7
B8
DDR0_DATA[14]
DQU6
VSSQ_8
A3
DDR0_DATA[15]
DQU7
VSSQ_9
+1.5VQ0
DDR3 1.5V Decaps - Place these caps near Memory
C206
C201
C202
C203
C204
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.
Copyright © 2012 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
+0.75V_VREF0_M0
DDR0_A[0-12]
+0.75V_VREF0_M1
M8
H1
R202
L8
+1.5VQ0
240
1%
B2
D9
G7
K2
K8
N1
DDR0_DATA[0-15]
N9
R1
R9
A1
A8
C1
C9
D2
E9
F1
H2
H9
J1
J9
L1
L9
T7
A9
B3
E1
G8
J2
J8
M1
M9
P1
P9
+0.75V_VREF0_D0
T1
T9
+0.75V_VREF0_D1
B1
B9
D1
D8
E2
E8
F9
G1
G9
DDR3 1.5V/0.75V Decap
- Place these caps near IC100
+0.75V_VREF0_D0
+0.75V_VREF0_D1
C209
C210
0.1uF
0.1uF
DDR0 PHY VREF
+1.5VQ0
+0.75V_VREF0_M0
+1.5VQ0
R203
R207
1K
1K
1%
1%
R204
R208
C212
C213
1K
1K
1%
0.1uF
1000pF
1%
+1.5VQ0
+0.75V_VREF0_D0
R205
1K
1%
R206
C211
C214
1K
0.1uF
1%
0.1uF
1000pF
IC100
LG1122
AB25
AE9
DDR0_A[0]
DDR1_A[0]
DDR0_A[0]
DDR1_A[0]
F26
AF25
DDR0_A[1]
DDR1_A[1]
DDR0_A[1]
DDR1_A[1]
AB24
AD9
DDR0_A[2]
DDR1_A[2]
DDR0_A[2]
DDR1_A[2]
Y24
AD11
DDR1_A[3]
DDR0_A[3]
DDR0_A[3]
DDR1_A[3]
G26
AF24
DDR0_A[4]
DDR1_A[4]
DDR0_A[4]
DDR1_A[4]
Y25
AE11
DDR1_A[5]
DDR0_A[5]
DDR0_A[5]
DDR1_A[5]
G25
AE24
DDR0_A[6]
DDR1_A[6]
DDR0_A[6]
DDR1_A[6]
Y26
AF11
DDR1_A[7]
DDR0_A[7]
DDR0_A[7]
DDR1_A[7]
G24
AD24
DDR0_A[8]
DDR1_A[8]
DDR0_A[8]
DDR1_A[8]
AA26
AF10
DDR1_A[9]
DDR0_A[9]
DDR0_A[9]
DDR1_A[9]
H26
AF23
DDR0_A[10]
DDR1_A[10]
DDR0_A[10]
DDR1_A[10]
F25
AE25
DDR0_A[11]
DDR1_A[11]
DDR0_A[11]
DDR1_A[11]
H24
AD23
DDR0_A[12]
DDR1_A[12]
DDR0_A[12]
DDR1_A[12]
AA25
AE10
DDR0_A[13]
DDR1_A[13]
F24
AD25
DDR0_A[14]
DDR1_A[14]
T26
AF15
DDR1_DATA[0]
DDR0_DATA[0]
DDR0_DQ[0]
DDR1_DQ[0]
L24
AD20
DDR0_DATA[1]
DDR1_DATA[1]
DDR0_DQ[1]
DDR1_DQ[1]
U24
AD14
DDR1_DATA[2]
DDR0_DATA[2]
DDR0_DQ[2]
DDR1_DQ[2]
K26
AF21
DDR0_DATA[3]
DDR1_DATA[3]
DDR0_DQ[3]
DDR1_DQ[3]
U26
AF14
DDR1_DATA[4]
DDR0_DATA[4]
DDR0_DQ[4]
DDR1_DQ[4]
K24
AD21
DDR0_DATA[5]
DDR1_DATA[5]
DDR0_DQ[5]
DDR1_DQ[5]
U25
AE14
DDR1_DATA[6]
DDR0_DATA[6]
DDR0_DQ[6]
DDR1_DQ[6]
K25
AE21
DDR0_DATA[7]
DDR1_DATA[7]
DDR0_DQ[7]
DDR1_DQ[7]
M25
AE19
DDR0_DATA[8]
DDR1_DATA[8]
DDR0_DQ[8]
DDR1_DQ[8]
R26
AF16
DDR0_DATA[9]
DDR1_DATA[9]
DDR0_DQ[9]
DDR1_DQ[9]
L26
AF20
DDR0_DATA[10]
DDR1_DATA[10]
DDR0_DQ[10]
DDR1_DQ[10]
T24
AD15
DDR0_DATA[11]
DDR1_DATA[11]
DDR0_DQ[11]
DDR1_DQ[11]
M26
AF19
DDR0_DATA[12]
DDR1_DATA[12]
DDR0_DQ[12]
DDR1_DQ[12]
R25
AE16
DDR1_DATA[13]
DDR0_DATA[13]
DDR0_DQ[13]
DDR1_DQ[13]
M24
AD19
DDR0_DATA[14]
DDR1_DATA[14]
DDR0_DQ[14]
DDR1_DQ[14]
R24
AD16
DDR1_DATA[15]
DDR0_DATA[15]
DDR0_DQ[15]
DDR1_DQ[15]
J26
AF22
DDR0_CLK
DDR0_CK
DDR1_CK
J25
AE22
DDR0_CLKN
DDR0_CK_N
DDR1_CK_N
P26
AF17
DDR0_DQS[0]
DDR0_DQS[0]
DDR1_DQS[0]
P25
AE17
DDR0_DQS_N[0]
DDR0_DQS_N[0]
DDR1_DQS_N[0]
N26
AF18
DDR0_DQS[1]
DDR0_DQS[1]
DDR1_DQS[1]
N25
AE18
DDR0_DQS_N[1]
DDR0_DQS_N[1]
DDR1_DQS_N[1]
J24
AD22
DDR0_CKE
DDR0_CKE
DDR1_CKE
W24
AD12
DDR0_WEN
DDR0_WE_N
DDR1_WE_N
V24
AD13
DDR0_RASN
DDR0_RAS_N
DDR1_RAS_N
V25
AE13
DDR0_CASN
DDR0_CAS_N
DDR1_CAS_N
V26
AF13
DDR0_ODT
DDR0_ODT
DDR1_ODT
L25
AE20
DDR0_DM[0]
DDR0_DM[0]
DDR1_DM[0]
T25
AE15
DDR0_DM[1]
DDR0_DM[1]
DDR1_DM[1]
W25
AE12
DDR0_BA[0]
DDR0_BA[0]
DDR1_BA[0]
H25
AE23
DDR0_BA[1]
DDR0_BA[1]
DDR1_BA[1]
W26
AF12
DDR0_BA[2]
DDR0_BA[2]
DDR1_BA[2]
AA24
AD10
DDR0_RESET_N
DDR0_RST_N
DDR1_RST_N
E25
AD26
R211
240
R216
DDR0_ZQ_CAL
DDR1_ZQ_CAL
1%
1%
AB26
AF9
DDR0_VREF0
DDR1_VREF0
E26
AE26
DDR0_VREF1
DDR1_VREF1
J23
AC11
+1.5VQ0
DDR0_VDDQ_1
DDR1_VDDQ_1
K23
AC12
DDR0_VDDQ_2
DDR1_VDDQ_2
L23
AC13
DDR0_VDDQ_3
DDR1_VDDQ_3
M23
AC14
DDR0_VDDQ_4
DDR1_VDDQ_4
N23
AC15
DDR0_VDDQ_5
DDR1_VDDQ_5
P23
AC16
DDR0_VDDQ_6
DDR1_VDDQ_6
R23
AC17
DDR0_VDDQ_7
DDR1_VDDQ_7
T23
AC18
DDR0_VDDQ_8
DDR1_VDDQ_8
U23
AC19
DDR0_VDDQ_9
DDR1_VDDQ_9
V23
AC20
DDR0_VDDQ_10
DDR1_VDDQ_10
W23
AC21
DDR0_VDDQ_11
DDR1_VDDQ_11
Y23
AC22
DDR0_VDDQ_12
DDR1_VDDQ_12
DDR1 PHY VREF
+0.75V_VREF0_M1
+1.5V
+1.5VQ0
+1.5VQ1
+0.75V_VREF1_M0
R212
1K
1%
L200
MLB-201209-0120P-N2
C222
C219
C216
C218
4.7uF
R213
C224
C225
4.7uF
0.1uF
1000pF
1K
0.1uF
1000pF
10V
10V
1%
+1.5VQ0
+1.5VQ1
+0.75V_VREF1_D0
+0.75V_VREF0_D1
R209
R214
1K
1K
1%
1%
R210
C215
C217
C220
C221
C223
R215
C226
1K
1K
0.1uF
1%
0.1uF
1000pF
0.1uF
0.1uF
1%
DDR1_A[0-12]
DDR1_A[0-12]
DDR1_DATA[0-15]
DDR1_RESET_N
DDR1_CLK
DDR1_CLKN
DDR1_DQS[0]
DDR1_DQS_N[0]
DDR1_DQS[1]
DDR1_DQS_N[1]
DDR1_CKE
DDR1_WEN
DDR1_DATA[0-15]
DDR1_RASN
DDR1_CASN
DDR1_ODT
DDR1_DM[0]
DDR1_DM[1]
DDR1_BA[0]
+0.75V_VREF1_D0
DDR1_BA[1]
DDR1_BA[2]
+0.75V_VREF1_D1
DDR1_RESET_N
240
+1.5VQ1
DDR3 1.5V/0.75V Decap
- Place these caps near IC100
+0.75V_VREF1_D0
+0.75V_VREF1_D1
C235
C236
0.1uF
0.1uF
+1.5VQ1
+0.75V_VREF1_M1
+1.5V
+1.5VQ1
R217
1K
1%
L201
MLB-201209-0120P-N2
C234
C231
R218
C228
C230
4.7uF
4.7uF
1K
0.1uF
1000pF
10V
1%
10V
+1.5VQ1
+0.75V_VREF1_D1
R219
1K
1%
C227
C229
R220
C232
C233
1K
1000pF
0.1uF
0.1uF
1000pF
1%
IC201
H5TQ1G63DFR-PBC
+0.75V_VREF1_M0
+0.75V_VREF1_M1
N3
M8
DDR1_A[0]
A0
VREFCA
P7
DDR1_A[1]
A1
P3
DDR1_A[2]
A2
N2
H1
DDR1_A[3]
A3
VREFDQ
P8
DDR1_A[4]
A4
P2
DDR1_A[5]
A5
R223
R8
L8
DDR1_A[6]
A6
ZQ
240
1%
R2
DDR1_A[7]
A7
T8
DDR1_A[8]
A8
R3
B2
DDR1_A[9]
A9
VDD_1
L7
D9
DDR1_A[10]
A10/AP
VDD_2
R7
G7
DDR1_A[11]
A11
VDD_3
N7
K2
DDR1_A[12]
A12/BC
VDD_4
T3
K8
A13
VDD_5
N1
VDD_6
M7
N9
A15
VDD_7
R1
VDD_8
M2
R9
DDR1_BA[0]
BA0
VDD_9
N8
DDR1_BA[1]
BA1
M3
DDR1_BA[2]
BA2
A1
VDDQ_1
J7
A8
DDR1_CLK
100 1%
CK
VDDQ_2
R222
K7
C1
DDR1_CLKN
CK
VDDQ_3
K9
C9
DDR1_CKE
CKE
VDDQ_4
D2
+1.5VQ1
VDDQ_5
L2
E9
CS
VDDQ_6
K1
F1
DDR1_ODT
ODT
VDDQ_7
J3
H2
DDR1_RASN
RAS
VDDQ_8
K3
H9
R221
DDR1_CASN
CAS
VDDQ_9
L3
150
DDR1_WEN
WE
J1
NC_1
T2
J9
RESET
NC_2
L1
NC_3
L9
NC_4
F3
T7
DDR1_DQS[0]
DQSL
NC_6
G3
DDR1_DQS_N[0]
DQSL
C7
A9
DDR1_DQS[1]
DQSU
VSS_1
B7
B3
DDR1_DQS_N[1]
DQSU
VSS_2
E1
VSS_3
E7
G8
DDR1_DM[0]
DML
VSS_4
D3
J2
DDR1_DM[1]
DMU
VSS_5
J8
VSS_6
E3
M1
DDR1_DATA[0]
DQL0
VSS_7
F7
M9
DDR1_DATA[1]
DQL1
VSS_8
F2
P1
DDR1_DATA[2]
DQL2
VSS_9
F8
P9
DDR1_DATA[3]
DQL3
VSS_10
H3
T1
DDR1_DATA[4]
DQL4
VSS_11
H8
T9
DDR1_DATA[5]
DQL5
VSS_12
G2
DDR1_DATA[6]
DQL6
H7
DDR1_DATA[7]
DQL7
B1
VSSQ_1
D7
B9
DDR1_DATA[8]
DQU0
VSSQ_2
C3
D1
DDR1_DATA[9]
DQU1
VSSQ_3
C8
D8
DDR1_DATA[10]
DQU2
VSSQ_4
C2
E2
DDR1_DATA[11]
DQU3
VSSQ_5
A7
E8
DDR1_DATA[12]
DQU4
VSSQ_6
A2
F9
DDR1_DATA[13]
DQU5
VSSQ_7
B8
G1
DDR1_DATA[14]
DQU6
VSSQ_8
A3
G9
DDR1_DATA[15]
DQU7
VSSQ_9
+1.5VQ1
DDR3 1.5V beCaps - Place these caps near Memory
C237
C238
C241
C242
C244
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
240Hz Back-End Board
2011. 07. 05
LG1122_DDR3
2
6
LGE Internal Use Only
+1.5VQ1
Advertisement
