Advertisement
Appendix. Block Diagram for Edge/ALEF Backlight
SoC
LLV0~6P/N
LRV0~6P/N
RRV0~6P/N
RRV0~6P/N
80Pin mini LVDS
Copyright © 2012 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
Main
FHD@60Hz
Dual-Link LVDS For Video
3D
FHD@60Hz
Chip
Dual-Link LVDS For OSD
[
XXLM960V
IC401
LG5812B
V by One
FRC-III
SPI/Vsync
ALEF LED Backlight]
IC100
TXP 0~7
LG1122A
TXN 0~7
FRC
FHD@240Hz
Quad-Link
HF mini-LVDS
TCON
(240Hz)
8
LED BLU control
LED BLU control
RXAP 0~4
RXAN 0~4
RXBP 0~4
RXBN 0~4
51Pin LVDS
DDR1_A[0~12]
DDR1_DATA[0~15]
IC201 DDR1
DDR0_A[0~12]
DDR0_DATA[0~15]
IC200 DDR0
LGE Internal Use Only
Advertisement
