Download Print this page

LG 50UH5500 Service Manual page 39

Chassis: 6l60n
Hide thumbs Also See for 50UH5500:

Advertisement

IC101-*1
BR24G256FJ-3
+3.3V_NORMAL
NVRAM
A0
VCC
1
8
A1
WP
2
7
A2
3
6
SCL
GND
SDA
IC101
4
5
AT24C256C-SSHL-T
C100
NVRAM_ROHM
0.1uF
EAN61133501
Write Protection
- Low
: Normal Operation
A0
VCC
- High : Write Protection
1
8
NVRAM_ATMEL
A1
WP
2
7
AR100
33
A0'h
1/16W
A2
SCL
3
6
I2C_SCL4
GND
SDA
I2C_SDA4
4
5
K2H HW Option
+3.3V_NORMAL
BIT0
BIT1
BIT2
BIT3
BIT4
BIT5
JP104
BIT6
BIT7
BIT8
BIT9
BIT10
20150307 version
BIT(0/1)
DVB
ATSC
JP
00
TW/COL
US
01
CN/HK
KR
JP
10
BR
EU
BIT4
Display
11
AJJA
CI
BIT5
15/16 Tuner
BIT(6/7/8)
B/E(FRC)
000
Vx1_60Hz_RGBW
BIT(2/3)
EU/CIS
001
Vx1_60Hz_RGB
00
T2/C/S2 PIP_EX_ATV
010
EPI_V16_RGBW
01
T2/C/S2_IN_ATV
011
EPI_V16_RGB
10
T2/C/S2_EX_ATV
100
EPI_V15_RGBW
11
101
EPI_V15_RGB
RS232C_Debug
+3.5V_ST
OPT
P102
P100
12525HS-04A(1.2T)
12507WS-04L
VCC
1
1
AR103
100
1/16W
RX
2
2
SOC_RX
SOC_TX
GND
3
3
TX
4
4
5
THE
SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FIRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFACTURES SPECIFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE
SYMBOL MARK OF THE SCHEMETIC.
Copyright
2016 LG Electronics Inc. All rights reserved.
Only for training and service purposes
Clock for Main
8pF
XIN_MAIN
C103
8pF
XOUT_MAIN
C104
IC100
LGE6551-CA1
A13
MDIN0
RST
EPHY_TDN
B13
EPHY_TDP
MDIP0
A12
MDIN1
ST_IO02
EPHY_RDN
B12
EPHY_RDP
MDIP1
ST_IO03
ST_IO04
ST_IO05
ST_IO06
ST_IO07
ST_IO08
A7
HDMI_HPD_3
ST_IO21_H0_HPD
ST_IO09
C7
DDC_SCL_3
ST_IO19_H0_SCL
ST_IO10
B7
DDC_SDA_3
ST_IO20_H0_SDA
ST_IO11
ST_IO12
F6
HDMI_HPD_2
ST_IO24_H1_HPD
ST_IO13
C6
DDC_SCL_2
ST_IO22_H1_SCL
ST_IO14
B6
DDC_SDA_2
ST_IO23_H1_SDA
ST_IO15
ST_IO16
ST_IO17
G5
DDC_SCL_1
ST_IO25_H2_SCL
ST_IO18
E6
DDC_SDA_1
ST_IO26_H2_SDA
ST_IO30
+3.3V_NORMAL
B3
DEBUB_RX
ST_IO27_VGA_SCL
A3
DEBUG_TX
ST_IO28_VGA_SDA
MICOM_5KEY_JOG_TYPE
LS0
LS1
A10
RTC_XI
LS2
B10
RTC_XO
MICOM_KEY_ONE_KEY
IC100
LGE6551-CA1
USB_Control 1
AM2
USB_DM1
HSDM0
XIN
AM1
USB_DP1
HSDP0
XOUT
USB_Control 2
AM3
USB3_DM0
HSDM1
AL3
USB3_DP0
HSDP1
IFN
IFP
GPIO0_RF_IF_AGC1
A17
WIFI_DM
HSDM3
GPIO1_T_SCL
A16
WIFI_DP
HSDP3
GPIO2_T_SDA
AL1
USB3_RXM0
HSIN
GPIO9_TP0D0
AL2
USB3_RXP0
HSIP
GPIO13_TP0D1
GPIO12_TP0D2
C101
GPIO4_TPD3
0.1uF
AJ3
USB3_TXM0
HSON
GPIO3_TP0D4
AJ2
USB3_TXP0
HSOP
GPIO5_TP0D5
C102
0.1uF
GPIO6_TPD6
GPIO8_TP0D7
GPIO7_TP0CLK
GPIO10_TP0SYC
GPIO11_TP0VAL
Low
High
LCD
OLED
15_Tuner
16_Tuner
AJJA
TW/COL
CN/HK
KR
North.AM
BR
T_IN_ATV
EXT_ATV
IN_ATV
T2/C/S2_IN_ATV
T2_IN_ATV
ATSC+T2_IN_ATV
IN_ATV
T2/C/S2_EX_ATV
ISDB_IN_ATV
T2_EX_ATV
RS232C_for DDTS
+3.3V_TU_I2C
+3.5V_WOL_ST
DEBUG_UART_DDTS
+3.5V_ST
P101
12507WS-04L
1
AR102
100
1/16W
2
DEBUB_RX
DEBUG_TX
3
4
5
DEBUG_SOC_RESET_SW
SW100
SOC_RESET_SW
JTP-1127WEM
2
1
4
3
IC100
LGE6551-CA1
R109
ACTIVE LOW RESET
100
A9
AF3
SOC_RESET
CBUS_RX
F13
C8
VOCEC
I2C_SCL2
E13
I2C_SDA2
F12
H5
LOCKOUT12
LOCKOUT12
MHL5V
E12
F11
AB1
WOL/ETH_POWER_ON
P0_BN
E11
AC1
PMIC_RESET
P0_BP
D11
port changed
AA3
SPDIF_OUT
P0_CKN
(SPDIF noise issue)
F10
AB3
I2C_SCL1
P0_CKP
E10
AD1
I2C_SDA1
P0_GN
PMIC_RESET
AD2
P0_GP
AE1
ST_IO11 for POL_Test_En
P0_RN
F9
AE2
POL_TEST_EN
P0_RP
E9
SOC_RX
D9
SOC_TX
F8
U1
AV1_CVBS_DET
P1_BN
E8
V1
SMARTCARD_PWR_SEL
P1_BP
F7
T3
/USB_OCD3_0
USB_Control 2
P1_CKN
E7
U3
USB_CTL3_0
P1_CKP
D7
W1
AV2_CVBS_DET
P1_GN
G4
W2
COMP1_DET
P1_GP
Y1
P1_RN
Y2
AV2_CVBS_DET
P1_RP
B9
HP_DET
C9
M1
USB_Control 1
P2_BN
/USB_OCD1
B8
N1
P2_BP
USB_CTL1
L3
P2_CKN
M3
P2_CKP
P1
P2_GN
P2
P2_GP
R1
P2_RN
R2
P2_RP
AA5
REXT
AG1
XIN_MAIN
AG2
XOUT_MAIN
IF_P
K2
IF_N
K1
IF_P
Closed to SOC
IF_N
TU_ALL_IntDemod
R130
C111
10K
J2
100pF
IF_AGC
TU_EXT_ATV
H2
C109
1/16W
I2C_SCL4
0.01uF
H1
5%
I2C_SDA4
50V
must be pull-up
POL_EJTAG_EN#
POL_RBOOT_EN#
PLL_EN option pin
0x0h : Enable
0x0h : don't boot from Rom
L4
0x1h : Disable
0x1h : ROM boot
FE_DEMOD1_TS_DATA[0]
L5
+3.3V_NORMAL
FE_DEMOD1_TS_DATA[1]
M4
FE_DEMOD1_TS_DATA[2]
M5
FE_DEMOD1_TS_DATA[3]
N4
FE_DEMOD1_TS_DATA[4]
N5
FE_DEMOD1_TS_DATA[5]
P4
POL_EJTEG_EN
AUD_LRCK
FE_DEMOD1_TS_DATA[6]
P5
FE_DEMOD1_TS_DATA[7]
J4
FE_DEMOD1_TS_CLK
K4
FE_DEMOD1_TS_SYNC
J5
FE_DEMOD1_TS_VAL
JP
Support
EXTERNAL EDID
BIT9
EXTERNAL
NON_EXTERNAL
Default
FOR HDMI2.0
BIT10
Division
NON_Division
4_Division
+3.3V_NORMAL
I2C PULL UP
I2C_SDA6
I2C for LCD Module & EPI
I2C_SCL6
I2C_SDA4
I2C for Main Amp / NVRAM
I2C_SCL4
I2C_SDA1
I2C for MICOM
I2C_SCL1
I2C_SDA2
I2C for tuner&LNB
I2C_SCL2
+3.3V_NORMAL
R126
10K
HDMI_HPD_CBUS_1
CAM_CD1_N
/PCM_CE1
5V_HDMI_1
EB_OE_N
EB_BE_N1
EB_BE_N0
CAM_REG_N
D0-_HDMI1
PCM_RESET
D0+_HDMI1
EB_WE_N
CK-_HDMI1
CK+_HDMI1
CAM_WAIT_N
D1-_HDMI1
D1+_HDMI1
D2-_HDMI1
EB_ADDR[0-14]
D2+_HDMI1
EB_ADDR[0]
EB_ADDR[1]
EB_ADDR[2]
D0-_HDMI2
D0+_HDMI2
EB_ADDR[3]
EB_ADDR[4]
CK-_HDMI2
CK+_HDMI2
EB_ADDR[5]
EB_ADDR[6]
D1-_HDMI2
D1+_HDMI2
EB_ADDR[7]
EB_ADDR[8]
D2-_HDMI2
D2+_HDMI2
EB_ADDR[9]
EB_ADDR[10]
EB_ADDR[11]
D0-_HDMI3
EB_ADDR[12]
EB_ADDR[13]
D0+_HDMI3
CK-_HDMI3
EB_ADDR[14]
CK+_HDMI3
D1-_HDMI3
D1+_HDMI3
EB_DATA[0-7]
D2-_HDMI3
EB_DATA[0]
D2+_HDMI3
EB_DATA[1]
EB_DATA[2]
EB_DATA[3]
EB_DATA[4]
TU_ExtDemod
R129-*1
EB_DATA[5]
0
EB_DATA[6]
TU_ALL_IntDemod
EB_DATA[7]
C105
R129
0.1uF
100
IF_P_MAIN
TU_ALL_IntDemod
C107
TPI_DATA[0-7]
100pF
TPI_DATA[0]
C106
R127
TPI_DATA[1]
0.1uF
100 TU_ALL_IntDemod
IF_N_MAIN
TPI_DATA[2]
C108
TPI_DATA[3]
100pF
TPI_DATA[4]
IF FILTER
TPI_DATA[5]
Place Near to Main SoC
TPI_DATA[6]
TPI_DATA[7]
POL_TEST_EN#
0x0h : Enable
TPI_CLK
0x1h : Disable
TPI_VAL
+3.3V_NORMAL
+3.5V_ST
TPI_SOP
TPO_DATA[0-7]
POL_TEST_EN
TPO_DATA[0]
TPO_DATA[1]
TPO_DATA[2]
TPO_DATA[3]
TPO_DATA[4]
TPO_DATA[5]
TPO_DATA[6]
+3.3V_NORMAL
TPO_DATA[7]
TPO_CLK
TPO_VAL
TPO_SOP
FLASH_TYPE_bit0
AUD_SCK
FLASH_TYPE_bit1
AUD_LRCH
Boot FLASH_TYPE[1:0]
0x0h : SPI
0x1h : SPI-NAND
0x2h : NAND
0x3h: eMMC
GPIO PULL UP
+3.3V_NORMAL
/TU_RESET1
AMP_RESET_N
TCON_I2C_EN
/USB_OCD1
USB_CTL1
/USB_OCD3_0
USB_CTL3_0
M_RFModule_RESET
PCM_5V_CTL
MAIN1_SYSTEM
IC100
LGE6551-CA1
HDMI detection port
AK5
AL25
GPIO18_PC_CD1_N
GPIO73_SDCMD
5V_DET_HDMI_1
AJ10
AM25
GPIO29_PC_CE1_1_N
GPIO74_SDCLK
5V_DET_HDMI_2
AJ11
AL22
GPIO31_PC_OE_N
GPIO75-SDWP
5V_DET_HDMI_3
AL11
AM23
GPIO32_PC_IORD_N
GPIO76_SCCD
TCON_I2C_EN
AK12
AM22
BIT10
GPIO34_PC_IOWR_N
GPIO77_SDD0
AK19
AM24
GPIO61_PC_REG_N
GPIO78_SDD1
PWM_DIM
AK17
AL24
PWM_DIM2
GPIO55_PC_RST
GPIO79_SDD2
AL15
AL23
GPIO43_PC_WE_N
GPIO80_SDD3
/TU_RESET2
R143
0
AM17
GPIO59_PC_INPACK_N
AK18
GPIO57_PC_WAIT_N
AK22
GPIO81
BIT3
AJ22
BIT4
GPIO82
AK20
GPIO66_PC_A0
AM20
SMARTCARD VCC
GPIO64_PC_A1
AL18
AK23
PCM_5V_CTL
GPIO62_PC_A2
GPIO83_SPI_WP
AJ18
AJ24
SMARTCARD_DATA
GPIO60_PC_A3
GPIO86_SPI_DI0
AM19
AK25
GPIO58_PC_A4
GPIO87_SPI_CS_N
SMARTCARD_RST
AJ17
AJ23
CAM_IREQ_N
GPIO56_PC_A5
GPIO84_SPI_HOLD
AL17
AK24
SMARTCARD_DET
GPIO54_PC_A6
GPIO85_SPI_SCLK
AM16
AJ25
SMARTCARD_CLK
GPIO52_PC_A7
GPIO88_SPI_DO0
AM13
GPIO37_PC_A8
EMMC_DATA[0-7]
AJ12
GPIO35_PC_A9
AK11
GPIO30_PC_A10
AM12
AL8
AR101
EMMC_DATA[0]
GPIO33_PC_A11
EMMC_D0
0
AK16
AM9
EMMC_DATA[1]
GPIO50_PC_A12
EMMC_D1
AJ13
AL9
EMMC_DATA[2]
GPIO39_PC_A13
EMMC_D2
AM14
AL7
EMMC_DATA[3]
GPIO41_PC_A14
EMMC_D3
AM8
EMMC_DATA[4]
EMMC_D4
AM7
EMMC_DATA[5]
EMMC_D5
AL10
EMMC_DATA[6]
EMMC_D6
AM10
EMMC_DATA[7]
EMMC_D7
AM21
AL6
GPIO68_PC_D0
EMMC_DS
EMMC_STRB
AK21
AL5
GPIO70_PC_D1
EMMC_CLK
EMMC_CLK
AL21
AM6
GPIO72_PC_D2
EMMC_CMD
EMMC_CMD
AJ5
AM5
GPIO19_PC_D3
EMMC_RST_N
EMMC_RST
AJ6
GPIO21_PC_D4
AJ7
GPIO_89 for POL_Boot_Mode
GPIO23_PC_D5
AJ8
R5
GPIO25_PC_D6
GPIO15_AMP_I2C_SCL
BIT1
AJ9
T5
GPIO27_PC_D7
GPIO16_AMP_I2C_SDA
BIT2
AM27
GPIO90_SCLK
AUD_SCK
AK28
GPIO89_WCLK
AUD_LRCK
AL27
M_RFModule_RESET
GPIO93_MCLK
AL28
GPIO92_D0
AUD_LRCH
AJ20
AK27
GPIO67_TP1_D0
GPIO91_D1
POL_EJTEG_EN
AL19
GPIO69_TP1_D1
GPIO91 for POL_EJTAG_En
AJ21
GPIO71_TP1_D2
AK6
GPIO20_TP1_D3
AK7
GPIO22_TP1_D4
AK8
GPIO24_TP1_D5
AK9
GPIO26_TP1_D6
AK10
GPIO28_TP1_D7
AM18
GPIO53_TP1_CLK
AL20
GPIO63_TP1_VAL
AJ19
GPIO65_TP1_SYC
AK13
R4
GPIO38_TPO_D0
GPIO14_DIGI_MIC
/TU_RESET1
AL13
T4
GPIO40_TPO_D1
GPIO17
HDMI_ARC
AK14
GPIO42_TPO_D2
AM15
GPIO44_TPO_D3
AJ14
GPIO45_TPO_D4
AJ15
GPIO47_TPO_D5
AL16
GPIO49_TPO_D6
AJ16
GPIO51_TPO_D7
AL14
GPIO48_TPO_CLK
AK15
GPIO46_TPO_VAL
AL12
GPIO36_TPO_SYC
DEBUG_T32
AR1
33
1/16W
TDI0
EB_BE_N1
TDO0
EB_OE_N
TMS0
EB_BE_N0
TCK0
EB_ADDR[11]
+3.3V_NORMAL
C1
P1
0.1uF
12505WS-10A00
DEBUG_T32
DEBUG_T32
TRST_N0
RESET
1
EB_ADDR[10]
TDIO
2
TDI0
TDO0
3
TDO0
TMS0
4
TMS0
TCK0
5
TCK0
N.C
6
N.C
7
3.3V
8
GND
9
GND
10
11
@cirPi
Jtag I/F For Main
K2L
2015-01-08
01
LGE Internal Use Only

Advertisement

loading

This manual is also suitable for:

50uh5500ua