Summary of Contents for Asus AAEON NanoCOM-APL-B10
Page 1
NanoCOM-APL-B10 COM Express Module User’s Manual 1 Last Updated: September 14, 2022...
Page 2
Copyright Notice This document is copyrighted, 2022. All rights are reserved. The original manufacturer reserves the right to make improvements to the products described in this manual at any time without notice. No part of this manual may be reproduced, copied, translated, or transmitted in any form or by any means without the prior written permission of the original manufacturer.
Page 3
Acknowledgements All other product names or trademarks are properties of their respective owners. No ownership is implied or assumed for products, names or trademarks not herein listed by the publisher of this document. Microsoft Windows is a registered trademark of Microsoft Corp. ⚫...
Page 4
Packing List Before setting up your product, please make sure the following items have been shipped: Item Quantity NanoCOM-APL-B10 ⚫ If any of these items are missing or damaged, please contact your distributor or sales representative immediately. Preface...
Page 5
About this Document This User’s Manual contains all the essential information, such as detailed descriptions and explanations on the product’s hardware and software features (if any), its specifications, dimensions, jumper/connector settings/definitions, and driver installation instructions (if any), to facilitate users in setting up their product. Users may refer to the AAEON.com for the latest version of this document.
Page 6
Safety Precautions Please read the following safety instructions carefully. It is advised that you keep this manual for future references All cautions and warnings on the device should be noted. Make sure the power source matches the power rating of the device. Position the power cord so that people cannot step on it.
Page 7
If any of the following situations arises, please the contact our service personnel: Damaged power cord or plug Liquid intrusion to the device iii. Exposure to moisture Device is not working as expected or in a manner as described in this manual The device is dropped or damaged Any obvious signs of damage displayed on the device...
Page 8
FCC Statement This device complies with Part 15 FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received including interference that may cause undesired operation.
Page 10
China RoHS Requirement (EN) Poisonous or Hazardous Substances or Elements in Products AAEON Main Board/ Daughter Board/ Backplane Poisonous or Hazardous Substances or Elements Hexavalent Polybrominated Polybrominated Component Lead Mercury Cadmium Chromium Biphenyls Diphenyl Ethers (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) PCB &...
Specifications System Form Factor COM Express, Mini size, Type 10 Intel® Atom™/Celeron®/Pentium® Processor CPU Frequency Up to N4200, 2.00GHz Chipset Intel® Atom™/Celeron®/Pentium® SoC Memory Type Onboard LPDDR4 Max. Memory Capacity BIOS AMI UEFI Wake on LAN Watchdog Timer 255 Levels Power Requirement +12 V and +5 VSB for ATX, +12V for AT Power Supply Type...
Page 15
Display Graphic Controller Intel® HD Graphic 505/500 Video Output Dual Display: LVDS LCD/eDP , DDI x 1 Single Channel LVDS (18/24 bit) Ethernet Intel® i226IT up to 2.5GbE Audio High Definition Audio Interface USB Port USB 2.0 x 8, USB 3.2 Gen 1 x 2 Serial Port 2-Wire UART (Tx/Rx) x 2 HDD Interface...
List of Switches and Connectors Please refer to the table below for all of the board’s jumpers that you can configure for your application Label Function ROW A/B 2.2.1 ROW A/B Connector (CN3) Row A Row B GND (FIXED) GND (FIXED) GBE0_MDI3- GBE0_ACT# GBE0_MDI3+...
System Test and Initialization The system uses certain routines to perform testing and initialization during the boot up sequence. If an error, fatal or non-fatal, is encountered, the system will output a few short beeps or an error message. The board can usually continue the boot up sequence with non-fatal errors.
AMI BIOS Setup The AMI BIOS ROM has a pre-installed Setup program that allows users to modify basic system configurations, which is stored in the battery-backed CMOS RAM and BIOS NVRAM so that the information is retained when the power is turned off. To enter BIOS Setup, press <Del>...
3.4.2 Advanced: SATA Configuration Options Summary Chipset SATA Enabled Optimal Default, Failsafe Default Disabled Enable or Disable the Chipset SATA Controller. The Chipset SATA Controller support the 2 black internal SATA ports ( up to 3Gb/s supported per port ). Port 0 Disabled Enabled...
3.4.4.1 Fan 1 Mode Configuration: Full Mode Options Summary CPU Smart Fan Full Mode Optimal Default, Failsafe Default control Manual Mode by PWM Auto Mode by PWM PWM signal Non-inverting Optimal Default, Failsafe Default Inverting Select output PWM of inverting or non-inverting signal Chapter 3 –...
3.4.4.2 Fan Mode Configuration: Manual Mode by PWM Options Summary Manual Setting Optimal Default, Failsafe Default Set Fan at fixed Duty-Cycle Min=0 Max=100 Please input Dec number: PWM signal Non-inverting Optimal Default, Failsafe Default Inverting Select output PWM of inverting or non-inverting signal Chapter 3 –...
3.4.5 Advanced: On-Module FEATURES Options Summary Battery Management Disable Optimal Default, Failsafe Default One battery Enable to support battery in ACPI OS by I2C_CK, I2C_DAT( B33, B34 ) Chapter 3 – AMI BIOS Setup...
3.4.6.1 SIO Configuration: Serial Port 1 Configuration Options Summary Use This Device Disabled Enabled Optimal Default, Failsafe Default Enable/Disable this Logical Device Possible: Use Automatic Settings Optimal Default, Failsafe Default IO=3F8; IRQ=4; DMA; IO=2C8; IRQ=11; DMA; Allow user to change Device’s Resource settings. New settings will be reflected on This Setup Page after System restarts.
3.4.6.2 SIO Configuration: Serial Port 2 Configuration Options Summary Use This Device Disabled Enabled Optimal Default, Failsafe Default Enable/Disable this Logical Device Possible: Use Automatic Settings Optimal Default, Failsafe Default IO=2F8; IRQ=3; DMA; IO=2D8; IRQ=10; DMA; Allow user to change Device’s Resource settings. New settings will be reflected on This Setup Page after System restarts.
3.4.7 Advanced: Power Management Options Summary Power Mode ATX Type Optimal Default, Failsafe Default AT Type Select power supply mode. Restore AC Power Last State Loss Always On Always Off Optimal Default, Failsafe Default Select power state when power is re-applied after a power failure. RTC wake system Disabled Optimal Default, Failsafe Default...
3.4.8 Advanced: Digital IO Port Configuration Options Summary GPI* Output Input Set DIO as Input or Output Interrupt Disable Optimal Default, Failsafe Default Enable Enable interrupt function with low pulse mode. This triggered pulse needs more than the 10ms. GPO* Output Input Set DIO as Input or Output...
Page 45
Options Summary Output Level High Optimal Default, Failsafe Default Set output level when DIO pin is output Chapter 3 – AMI BIOS Setup...
3.5.1.1 North Bridge: LVDS Panel Configuration Options Summary Panel Type 640x480@60Hz 800x480@60Hz 800x600@60Hz 1024x600@60Hz 1024x768@60Hz Optimal Default, Failsafe Default 1280x768@60Hz 1280x800@60Hz 1280x1024@60Hz 1366x768@60Hz 1440x900@60Hz Chapter 3 – AMI BIOS Setup...
Page 49
Options Summary Panel Type 1600x1200@60Hz 1920x1080@60Hz 1920x1200@,60Hz Select panel type. Color Depth 18-bit Optimal Default, Failsafe Default 24-bit 36-bit 48-bit Select panel type Backlight Type Normal Optimal Default, Failsafe Default Inverted Select backlight control signal type Backlight Level Optimal Default, Failsafe Default 100% Select backlight control level Table continues on Next Page...
Page 50
Options Summary Backlight PWM Freq 100Hz 200Hz 220Hz Optimal Default, Failsafe Default 500Hz 1KHz 2.2KHz 6.5KHz Select PWM frequency of backlight control signal Chapter 3 – AMI BIOS Setup...
3.5.2.1 South Bridge: PCI Express Configuration Options Summary PCIE_* Port Disabled Enabled Optimal Default, Failsafe Default Control the PCI Express Root Port. AUTO : To disable unused root port automatically for the most optimum power savings. Enable : Enable PCIe root port. Disable : Disable PCIe root port.
Setup submenu: Security Change User/Administrator Password You can set an Administrator Password or User Password. An Administrator Password must be set before you can set a User Password. The password will be required during boot up, or when the user enters the Setup utility. A User Password does not provide access to many of the features in the Setup utility.
Setup submenu: Save & Exit Save Change and Reset Reset the system after saving the changes. Discard Changes and Exit Exit system setup without saving any changes. Restore Defaults Restore / Load Default values for all the setup options. Chapter 3 – AMI BIOS Setup...
Driver Download and Installation Drivers for the NanoCOM-APL-B10 can be downloaded from the product page on the AAEON website by following this link: https://www.aaeon.com/en/p/com-express-modules-nanocom-apl Download the driver(s) you need and follow the steps below to install them. Step 1 – Install Chipset Drivers Open the Step1 –...
Page 59
Step 5 – Install TXE Drivers Open the Step5 - TXE folder followed by Setup TXE.exe Follow the instructions Drivers will be installed automatically Step 6 – Install Serial I/O Drivers Open the Step6 – Serial IO folder. Follow the instructions in README.txt to setup and verify installation. Step 7 –...
Watchdog Timer Initial Program Table 1 : Embedded BRAM relative register table Default Value Note Index 0x284(Note1) BRAM Index Register Data 0x285(Note2) BRAM Data Register Logical Device Number 0xA8(Note3) Watch dog Logical Device Number Function and Device Number 0x00(Note4) Watch dog Function/Device Number Table 2 : Watchdog relative register table Option Register BitNum...
Page 62
************************************************************************************ // Embedded BRAM relative definition (Please reference to Table 1) #define byte EcBRAMIndex //This parameter is represented from Note1 #define byte EcBRAMData //This parameter is represented from Note2 #define byte BRAMLDNReg //This parameter is represented from Note3 #define byte BRAMFnDataReg //This parameter is represented from Note4 #define void EcBRAMWriteByte(byte Offset, byte Value);...
Page 63
************************************************************************************ Main VOID // Procedure : AaeonWDTConfig // (byte)Timer : Time of WDT timer.(0x00~0xFF) // (boolean)Unit : Select time unit(0: second, 1: minute). AaeonWDTConfig(); // Procedure : AaeonWDTEnable // This procudure will enable the WDT counting. AaeonWDTEnable(); ************************************************************************************ Appendix A – Watchdog Timer Programming...
DI/O Programming NanoCOM-APL-B10 utilizes AAEON chipset as its Digital I/O controller. Below are the procedures to complete its configuration which you can develop customized program to fit your application. Appendix C –Programming Digital I/O...
Digital I/O Register Table 1 : Embedded BRAM relative register table Default Value Note Index 0x284(Note1) BRAM Index Register Data 0x285(Note2) BRAM Data Register Logical Device Number 0xA2(Note3) Watch dog Logical Device Number IO Direction DIO Input/Output Function/Device Function and Device 0x00(Note4) Number Number...
Digital I/O Sample Program ************************************************************************************ // Embedded BRAM relative definition (Please reference to Table 1) #define byte EcBRAMIndex //This parameter is represented from Note1 #define byte EcBRAMData //This parameter is represented from Note2 #define byte BRAMLDNReg //This parameter is represented from Note3 #define byte BRAMFnData0Reg //This parameter is represented from Note4 #define byte BRAMFnData1Reg //This parameter is represented from Note5 #define void EcBRAMWriteByte(byte Offset, byte Value);...
Page 74
************************************************************************************ Main VOID Boolean PinStatus ; // Procedure : AaeonReadPinStatus // Input : Example, Read Digital I/O Pin 3 status // Output : InputStatus : 0: Digital I/O Pin level is low 1: Digital I/O Pin level is High PinStatus = AaeonReadPinStatus(DIO0ToDIO7Reg, DIO3Bit); // Procedure : AaeonSetOutputLevel // Input : Example, Set Digital I/O Pin 6 level...