Table of Contents
Advertisement
Section 10
Testing functionality by secondary injection
1.
Inject the magnitude and angle of phase-to-phase voltage to achieve impedances at test points
P1, P2, ..., P9.
2.
Test points P7 and P9 are intended to test the directional lines of impedance protection and
used to find directional accuracy for phase-to-phase faults.
3.
For each test point, observe that the start output signals START, STZx, STNDZx, STL1, STL2
and STPP are activated.
4.
Trip signals TRIP, TRZx, TRL1 and TRL2 will appear after set delay time of tPPZx if
OpModetPPZx is set to On and TimerSelZx is set to Timers separated.
Testing the neutral voltage shift protection
1.
Set SystemEarthing to High impedance, OPModeU0 to On, and UMinDisp to default value.
2.
Inject phase voltage and phase currents such that there is no start output STELEMST
observed from starting element. Also, make sure that residual voltage is measured with this
condition.
3.
If this measured neutral voltage/residual voltage exceeds set UMinDisp value, the outputs
TRIP, TRL1 and TRL2 get activated after a set delay of tU0.
Testing the stub line with line end in-feed protection in compensated earthed systems
1.
Set ModeStubLine to On and set UPPMin and KU to default values.
2.
Also, set ModePhPref to Equal Priority.
3.
Inject phase voltage and phase currents so that there is STIE detected for a test condition
created and no pick-up from underimpedance starting i.e. STNDZL1 and STNDZL2 are low.
4.
If the injected phase L2 voltage is higher than KU times phase L1 voltage and injected phase-
to-phase voltage is above set UPPMin value, the trip outputs TRIP and TRL1 will be activated
after a set delay of tI0Stub.
5.
Similarly, if the injected phase L1 voltage is higher than KU times phase L2 voltage and injected
phase-to-phase voltage is above set UPPMin value, the trip outputs TRIP and TRL2 will be
activated after a set delay of tI0Stub.
6.
Repeat step 5 and if ModePhPref is set to L1 before L2, the trip output TRIP and TRL2 will be
activated after additional delay time of tGL2 (that is, after tI0Stub + tGL2) when OpModetGL2 is
set to On.
Testing the phase preference mode in compensated earthed systems
1.
Inject phase voltage and phase current for phase L2 in accordance with test points described in
Chapter 'Phase-to-earth fault – measuring element'.
2.
If ModePhPref is set to Equal priority, trip signal TRL2 will be appeared immediately after a set
delay of tPEZx.
3.
If ModePhPref is set to L1 before L2, STPHPRERL2 will appear which indicates fault has been
occurred in phase L2.
4.
If the fault persists for a duration of tPEZx + tGL2, TRL2, and TRPHPRL2 will appear or fault
persists for a duration of additional timer txL2 plus extension time tVL2 (i.e. txL2 + tVL2), TRL2
will appear.
5.
If during time tVL2, make a test point such that start signal STELEMST resets and also
magnitude of phase L1 is below U0Min value, the output signals STPHPRERL2, TRPHPRL2,
and TRL2 will reset indicating that fault on phase L2 is cleared.
6.
If during time tVL2, inject voltages in phases such that change in phase L1 voltage is lower
than set duOverdt value and change in phase L2 voltage is higher than set dUOverdt value, the
output signals STPHPRERL2,TRPHPRL2, and TRL2 will reset indicating that fault on phase L2
is cleared.
94
© 2017 - 2022 Hitachi Energy. All rights reserved
1MRK 506 377-UEN Rev. L
GUID-9307ACC1-2E7C-42D1-B8E9-E7B576F7170D v2
GUID-20A7B775-98C9-4A66-BA9B-07A88DFA1341 v2
GUID-E581EEE8-320E-4A26-A94C-AF94B64B830A v2
Railway application RER670
Commissioning manual
Advertisement
Table of Contents
