Fujitsu MBA3073 SERIES Technical Manual page 101

Disk drives scsi physical interface specifications
Hide thumbs Also See for MBA3073 SERIES:
Table of Contents

Advertisement

3)
the TARG may establish a data valid state by changing the phase of P1.
The DT DATA OUT phase without training starts on the first assertion of REQ if the SEL is not
asserted.
The TARG begins pacing transfers only after meeting all the following:
a)
signal restrictions between information transfer phases;
b)
the signal restrictions between a RESELECTION phase and a DT DATA IN phase; or
c)
the signal restrictions between a SELECTION phase and a DT DATA OUT phase.
The INIT shall begin pacing transfers by:
1)
simultaneously with the assertion of ACK the INIT shall begin asserting and negating P1
at twice the negotiated transfer period (e.g., 12,5 ns for fast-160);
2)
INIT shall assert and negate P1 at least 8 times (e.g., (2 x 6,25 ns) x 8 = 100 ns at fast-
160); and
3)
the INIT may establish a data valid state by changing the phase of P1.
(c) Ending pacing transfers
After transmitting the last data word of a DT DATA IN phase the TARG ends pacing by waiting
for all REQs to be responded to by ACKs then negate the REQ and P1 signals. After the TARG
stops asserting and negating REQ it will not assert REQ again until the requirements in 10.12 are
met.
After transmitting the last data word of a DT DATA OUT phase the INIT shall;
a)
continue asserting and negating the ACK and P1 signals until it detects a change to the
C/D, I/O, or MSG signals; and
b)
negate the ACK and P1 signals within 200 ns of detecting a change to the C/D, I/O, or
MSG signals;
When the TARG changes from a DT DATA OUT phase to any other phase it will wait at least a
bus settle delay plus a data release delay before asserting REQ and ignore any ACK transitions for
at least a bus settle delay plus a data release delay after transitioning the C/D, I/O, or MSG signals.
(4)
Paced information unit transfer
Information units shall be transferred on the DT DATA OUT phase and the DT DATA IN phase,
and the information units' embedded iuCRC shall be used to detect information unit data errors. If
the I/O signal is true (i.e., transfer to the INIT) and the phase of the P1 signal indicates data is
valid, to transfer SPI information units the TARG:
1)
drives the DB(15-0) signals to their values simultaneous with the next REQ signal
assertion;
2)
holds the DB(15-0) signals valid for a minimum of one transmit hold time;
1-21
C141-C007

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mba3147 seriesMba3300 nc seriesseries

Table of Contents