Sony HSR-1 Service Manual page 14

Digital surveillance recorder
Hide thumbs Also See for HSR-1:
Table of Contents

Advertisement

IC
CXD8804Q (SONY)
C-MOS 8-MPU COMMUNICATION CONTROLLER WITH PARALLEL PORT
—TOP VIEW—
81
82
83
84
85
86
87
88
89
90
GND
91
V
DD
92
93
94
95
96
97
98
99
100
PIN
PIN
I/O
SIGNAL
I/O
NO.
NO.
1
O
OUT26
26
O
2
O
OUT25
27
I
3
O
OUT24
28
I
4
O
OUT23
29
I
O
OUT22
I
5
30
6
O
OUT21
31
I
O
7
O
OUT20
32
8
O
INT
33
I
I
9
I
H SNC
34
10
I
S RDY
35
I
11
I
S RESP
36
I
12
O
SCK
37
I
13
O
SCMD
38
I
I
14
O
STRB
39
15
GND
40
16
O
MPUCS7
41
17
O
MPUCS6
42
I
18
O
MPUCS5
43
I
19
O
MPUCS4
44
I
20
O
MPUCS3
45
I
21
O
MPUCS2
46
I
22
O
MPUCS1
47
I
I
23
O
MPUCS0
48
24
N.C
49
I
I
25
O
H SYNC
50
9
H SNC
10
TRANSMITTER
S RDY
11
P
S RESP
CONVERTER
55
MPUIF CS
34
P ON PST
35
SYSTEM CK
36
CPU CK
53
CPU WR
54
CPU RD
37 - 39,
DATA/ADDRESS
42 - 51
BUS
A0CPU - A12CPU
CONTROL
57 - 64
D0CPU - D7CPU
92 - 99
INP 00 - INP 07
PARALLEL PORT
56
CONT CS
CLOCK
37
PRESCALER
S PULS IN
33
TES 1
29
HD
30
SYNC
VD
27
GENERATOR
VSNC LEN
28
HV CLK
7-8
PIN
PIN
SIGNAL
SIGNAL
I/O
I/O
NO.
NO.
V SYNC
51
I
A0 CPU
76
I/O
VSNC LEN
52
O
WAIT
77
O
HV CLK
53
I
CPU WR
78
O
HD
54
I
CPU RD
79
O
VD
I
MPUIF CS
O
55
80
S PULS IN
56
I
CONT CS
81
O
I/O
O
S PULS OUT
57
D7 CPU
82
TES 1
58
I/O
D6 CPU
83
O
I/O
O
P ON RST
59
D5 CPU
84
SYSTEM CK
60
I/O
D4 CPU
85
O
CPU CK
61
I/O
D3 CPU
86
O
A12 CPU
62
I/O
D2 CPU
87
O
A11 CPU
63
I/O
D1 CPU
88
O
I/O
O
A10 CPU
64
D0 CPU
89
GND
65
O
RAM WR
90
V
66
GND
91
DD
A9 CPU
67
O
RAM OE
92
I
A8 CPU
68
O
RAMCE
93
I
A7 CPU
69
I/O
D7 RAM
94
I
A6 CPU
70
I/O
D6 RAM
95
I
A5 CPU
71
I/O
D5 RAM
96
I
A4 CPU
72
I/O
D4 RAM
97
I
I/O
I
A3 CPU
73
D3 RAM
98
A2 CPU
74
I/O
D2 RAM
99
I
I/O
O
A1 CPU
75
D1 RAM
100
16 - 23
MPUCS0 - MPUCS7
S
8
INT
12
SCK
13
SCMD
14
STRB
52
WAIT
65
RAMWR
67
RAMOE
68
RAMCE
77 - 89
A0RAM - A12RAM
69 - 76
D0RAM - D7RAM
1 - 7, 100
OUT20 - OUT27
32
S PULS OUT
25
H SYNC
26
V SYNC
55
MPUIF CS
WAIT
54
CPU RD
RAM WR
50
53
CPU WR
RAM OE
49
RAM CE
48
51
A0CPU
A0RAM
47
50
A1CPU
A1RAM
46
49
A2CPU
A2RAM
45
48
A3CPU
A3RAM
44
47
A4CPU
A4RAM
43
46
A5CPU
A5RAM
42
45
A6CPU
A6RAM
41
V
44
DD
A7CPU
A7RAM
GND
40
43
A8CPU
A8RAM
39
42
A9CPU
A9RAM
38
39
A10CPU
A10RAM
37
38
A11CPU
A11RAM
36
37
A12CPU
A12RAM
35
34
64
D0CPU
D0RAM
33
63
D1CPU
D1RAM
32
62
D2CPU
D2RAM
31
61
D3CPU
D3RAM
60
D4CPU
D4RAM
59
D5CPU
D5RAM
58
D6CPU
D6RAM
57
D7CPU
D7RAM
MPUCS0
34
P ON RST
MPUCS1
MPUCS2
SIGNAL
MPUCS3
D0 RAM
MPUCS4
35
A12 RAM
SYSTEM CK
MPUCS5
36
A11 RAM
CPU CK
MPUCS6
A10 RAM
MPUCS7
A9 RAM
9
A8 RAM
H SNC
INT
10
A7 RAM
S RDY
SCK
11
A6 RAM
S RESP
SCMD
A5 RAM
STRB
56
A4 RAM
CONT CS
A3 RAM
31
A2 RAM
S PULS IN
S PULS OUT
A1 RAM
99
A0 RAM
INP 00
OUT 20
98
GND
INP 01
OUT 21
97
V
DD
INP 02
OUT 22
96
INP 07
INP 03
OUT 23
95
INP 06
INP 04
OUT 24
94
INP 05
INP 05
OUT 25
93
INP 04
INP 06
OUT 26
92
INP 03
INP 07
OUT 27
INP 02
30
INP 01
VD
H SYNC
29
INP 00
HD
V SYNC
28
OUT 27
HV CLK
27
VSNC LEN
33
TES 1
INPUT
52
A0CPU - A12CPU
; CPU ADDRESS BUS
CONT CS
; INTERNAL/PARALLEL PORT
65
CPU CK
; CPU CLOCK
67
CPU RD
; CPU READ STROBE
68
CPU WR
; CPU WRITE STROBE
89
HD
; VIDEO HORIZONTAL SYNCHRONIZING PULSE
88
H SNC
; SERIAL RECEIVE WAIT
87
HV CLK
; VIDEO VERTICAL SAMPLING PULSE (13.5 MHz)
86
INP 00 - 07
; PARALLEL PORT
85
MPUIF CS
; EXTERNAL RAM CHIP SELECT
84
P ON RST
; POWER IN RESET (L)
83
S PULS
; MEDIOCRITY CLOCK PULSE
82
S RDY
; SERIAL TRANSMISSION LEADY
81
S RESP
; SERIAL RECEIVE DATA
80
SYSTEM CK
; SYSTEM CLOCK
79
TES 1
; TEST (L)
78
VD
; VIDEO VERTICAL SYNCHRONIZING PULSE
77
VSNC LEN
; VIDEO VERTICAL SYNCHRONIZING PULSE OUTPUT
WIDTH CONTROL
76
75
OUTPUT
74
A0RAM - A12RAM
; EXTERNAL RAM ADDRESS BUS
73
H SYNC
; VIDEO HORIZONTAL SYNCHRONIZING PULSE
72
INT
; SERIAL RECEIVE END
71
MPUCS0 - MPUCS7
; SERIAL CORRESPONDENCE ENABLE
70
OUT 20 - 27
; PARALLEL PORT
69
RAM CE
; EXTERNAL RAM CHIP SELECT
RAM OE
; EXTERNAL RAM OUTPUT ENABLE
23
RAM WR
; EXTERNAL RAM WRITE STROBE
22
SCK
; SERIAL CORRESPONDENCE CLOCK
21
SCMD
; SERIAL TRANSMISSION DATA
20
S PULS
; MEDIOCRITY CLOCK PULSE FREQUENCY (1/2-1/27)
19
STRB
; SERIAL TRANSMISSION STROBE
18
V SYNC
; VIDEO VERTICAL SYNCHRONIZING PULSE
17
WAIT
; CPU WAIT
16
INPUT/OUTPUT
8
D0CPU - D7CPU
; CPU DATA BUS
12
D0RAM - D7RAM
; EXTERNAL RAM DATA BUS
13
14
32
7
6
5
4
3
2
1
100
25
26
HSR-1/1P
HSR-2/2P

Advertisement

Chapters

Table of Contents
loading

This manual is also suitable for:

Hsr-1pHsr-2Hsr-2pHsra-11

Table of Contents