Sony HSR-1 Service Manual page 18

Digital surveillance recorder
Hide thumbs Also See for HSR-1:
Table of Contents

Advertisement

IC
IDT71024S15Y-TL (IDT)
C-MOS 1 M (128 x 8)-BIT SRAM
—TOP VIEW—
1
NC
V
32
DD
A16
2
31
A15
IN
A14
3
30
CS2
IN
WE
A12
4
29
IN
A7
5
28
A13
IN
A6
6
27
A8
IN
A5
7
26
A9
IN
A4
8
25
A11
IN
OE
A3
9
24
IN
A2
10
23
A10
IN
CS1
A1
11
22
IN
A0
12
21
I/O7
IN
I/O0
13
20
I/O6
I/O1
14
19
I/O5
I/O2
15
18
I/O4
16
GND
17
I/O3
12
A0
11
A1
10
A2
9
A3
8
A4
7
A5
6
A6
5
A7
ADDRESS
27
A8
DECODER
26
A9
23
A10
25
A11
4
A12
28
A13
3
A14
31
A15
2
A16
13 - 15
17 - 21 8
I/O0 - I/O7
8
29
WE
24
OE
CONTROL
22
CS1
LOGIC
30
CS2
LM2940CSX-5.0 (NS)
LOW DROPOUT TYPE VOLTAGE REGULATOR
1
INPUT
GND
OUTPUT
( 1 )
( 2 )
( 3 )
7-12
12
13
A0
I/O0
11
14
A1
I/O1
10
15
A2
I/O2
IN
9
17
I/O3
A3
8
18
A4
I/O4
IN
7
19
A5
I/O5
6
20
A6
I/O6
IN
5
21
A7
I/O7
27
A8
IN
26
A9
23
A10
IN
25
A11
4
A12
IN
28
A13
3
A14
IN
31
A15
2
A16
IN
29
WE
IN
24
OE
22
CS1
IN
30
CS2
INPUTS
I/O
WE
CS1
CS2
OE
x
1
x
x
HI-Z
0
x
x
x
HI-Z
1
0
1
1
HI-Z
OUTPUTS DISABLED
1
0
1
0
DATA OUT
0
0
1
x
DATA IN
WRITE DATA
1
: HIGH LEVEL
0
: LOW LEVEL
x
: DON'T CARE
HI-Z
: HIGH IMPEDANCE
1,048,576-BIT
MEMORY ARRAY
8
I/O CONTROLLER
3
INPUT
OUTPUT
GND
2
IDT71V256SA15Y (IDT)SOJ
C-MOS 256 K (32 K x 8)-BIT SRAM
—TOP VIEW—
A14
1
IN
A12
2
IN
A7
3
IN
A6
4
IN
A5
5
IN
A4
6
IN
A3
7
IN
A2
8
IN
A1
9
IN
A0
10
IN
I/O1
11
I/O2
12
I/O3
13
FUNCTION
14
GND
STANDBY
STANDBY
READ DATA
CS
OE
WE
OUTPUTS
1
x
x
HI-Z
0
1
1
HI-Z
0
0
1
D
OUT
0
0
D
x
IN
10
A0
9
A1
8
A2
7
A3
6
BUFFER
A4
5
A5
4
A6
3
A7
25
A8
24
A9
21
A10
23
A11
BUFFER
2
A12
26
A13
1
A14
20
CS
CONTROL
22
OE
CIRCUIT
27
WE
LM1881M (NS)
LM1881MX
VIDEO SYNC SEPARATOR
—TOP VIEW—
COMPOSITE
1
SYNC
OUT
COMPOSITE
2
VIDEO
IN
VERTICAL
3
SYNC
OUT
4
GND
TIMING CHART
COMPOSITE
VIDEO IN
COMPOSITE
SYNC OUT
VERTICAL
SYNC OUT
BURST OUT
ODD/EVEN OUT
10
11
A0
I/O1
V
28
DD
9
12
A1
I/O2
8
13
A2
I/O3
WE
27
IN
7
15
A3
I/O4
6
16
A4
I/O5
26
A13
IN
5
17
A5
I/O6
4
18
A6
I/O7
25
A8
IN
3
19
A7
I/O8
25
A8
24
A9
IN
24
A9
21
A10
23
A11
IN
23
A11
2
A12
OE
22
IN
26
A13
1
A14
21
A10
IN
CS
WE
OE
20
27
22
CS
20
IN
INPUT
19
I/O8
A0 - A14
: ADDRESS
CS
: CHIP SELECT
18
I/O7
OE
: OUTPUT ENABLE
WE
: WRITE ENABLE
17
I/O6
INPUT/OUTPUT
16
I/O5
I/O1 - 1/O8
: DATA
15
I/O4
FUNCTION
NO SELECTION
0
: LOW LEVEL
OUTPUT DISABLE
1
: HIGH LEVEL
READ
x
: DON'T CARE
WRITE
HI-Z
: HIGH IMPEDANCE
512 x 512
ROW
MEMORY
DECODER
ARRAY
COLUMN
I/O
I/O
INPUT
BUFFER
DATA
COLUMN
CIRCUIT
DECODER
V
8
CC
COMPOSITE
2
VIDEO
7
ODD/EVEN
OUT
6
RSET
BURST/BACK
5
6
OUT
RSET
11
I/O1
12
I/O2
13
I/O3
15
I/O4
16
I/O5
17
I/O6
18
I/O7
19
I/O8
1
COMPOSITE
SYNC
VERTICAL
3
SYNC
7
ODD/EVEN
5
BURST/BACK
HSR-1/1P
HSR-2/2P

Advertisement

Chapters

Table of Contents
loading

This manual is also suitable for:

Hsr-1pHsr-2Hsr-2pHsra-11

Table of Contents