Asus AAEON FWS-7821 User Manual page 74

Hide thumbs Also See for AAEON FWS-7821:
Table of Contents

Advertisement

Options Summary
Data Bits
Data Bits
Parity
A parity bit can be sent with the data bits to detect some transmission errors.
Even: parity bit is 0 if the number of 1's in the data bits is even
Odd: parity bit is 0 if number of 1's in the data bits is odd.
Mark: parity bit is always 1.
Space: Parity bit is always 0.
Note: Mark and Space Parity do not allow for error detection.
Stop Bits
Stop bits indicate the end of a serial data packet. (A start bit indicates the beginning).
The standard setting is 1 stop bit. Communication with slow devices may require
more than 1 stop bit.
Flow Control
Flow control can prevent data loss from buffer overflow. When sending data, if the
receiving buffers are full, a 'stop' signal can be sent to stop the data flow. Once the
buffers are empty, a 'start' signal can be sent to re-start the flow. Hardware flow
control uses two wires to send start/stop signals.
VT-UTF8 Combo Key Support
Enable VT-UTF8 Combination Key Support for ANSI/VT100 terminals
Recorder Mode
On this mode enabled only text will be send. This is to capture Terminal data.
Resolution 100x31
Enables or disables extended terminal resolution
Legacy OS Redirection Resolution
On Legacy OS, the Number of Rows and Columns supported redirection
Table Continues on Next Page
Chapter 3 – AMI BIOS Setup
7
8 (Default)
None (Default)
Even
Odd
Mark
Space
1 (Default)
2
None (Default)
Hardware RTS/CTS
Disabled
Enabled (Default)
Disabled (Default)
Enabled
Disabled (Default)
Enabled
80x24 (Default)
80x25
61

Advertisement

Table of Contents
loading

Table of Contents