Download Print this page

Philips CAD310 Service Manual page 22

Hide thumbs Also See for CAD310:

Advertisement

www.freeservicemanuals.info
MAIN BOARD
TABLE OF CONTENTS
IC Interbnal Block Diagram ............................................. 7-1
Circuit Diagram ................................................................ 7-2
PCB Layout Top View ...................................................... 7-3
PCB Layout Bottom View ................................................ 7-4
Electrical Parts List .......................................................... 7-5
7-1
INTERNAL BLOCK DIAGRAM
TDA7384 POWER AMPLIFIER
INTERNAL BLOCK DIAGRAM
MCU DSC-780R (F)
RESET
X
IN
OSC
X
OUT
P0.2/T0CAP
8-Bit Timer/
P0.1/T0CLK
Counter0
P0.3/T0OUT/T0PWM
8-Bit Timer/
P0.4/T1CLK
Counter1
P0.5/T1OUT
P0.6/T2CLK
16-Bit Timer/
Counter2
P0.7/T2OUT
I/O P ort and Interrupt Control
P3.1/SCK0
SIO 0
P3.2/SO0
P3.3/SI0
P3.4/SCK1
P3.5/SO1
SIO 1
P3.6/SI1
Watchdog
Basic Timer
Timer
P3.0/BUZ
Watch Timer
COM0-3
P8.7-P4.0/SEG0-39
LCD Driver/
BIAS
Controller
V
-V
LC0
LC2
VCOAM
PLL
VCOFM
Synthesizer
EO0/EO1
AMIF
IF Counter
FMIF
P2.0-P2.3/AD0-AD3
8-Bit ADC
AVDD
48K-byte
P8.0/SEG7
ROM
P8.1/SEG6
P8.2/SEG5
P8.3/SEG4
Port 8
P8.4/SEG3
P8.5/SEG2
P8.6/SEG1
P8.7/SEG0
Low Voltage
LVREN
Reset
TEST1
TEST2
7-1
P1.0-P1.7/
INT0-INT7
CE
P0.0
P0.1/T0CLK
P0.2/T0CAP
P0.3/T0OUT/T0PWM
Port 0
P0.4/T1CLK
P0.5/T1OUT
P0.6/T2CLK
P0.7/T2OUT
P1.0/INT0
P1.1/INT1
P1.2/INT2
P1.3/INT3
Port 1
P1.4/INT4
P1.5/INT5
P1.6/INT6
P1.7/INT7
P2.0/AD0
P2.1/AD1
P2.2/AD2
P2.3/AD3
Port 2
P2.4
P2.5
P2.6
P2.7
P3.0/BUZ
P3.1/SCK0
P3.2/SO0
P3.3/SI0
Port 3
P3.4/SCK1
P3.5/SO1
P3.6/SI1
SAM88RC Core
P3.7
P4.0/SEG39
P4.1/SEG38
P4.2/SEG37
P4.3/SEG36
Port 4
P4.4/SEG35
P4.5/SEG34
P4.6/SEG33
P4.7/SEG32
P5.0/SEG31
P5.1/SEG30
P5.2/SEG29
P5.3/SEG28
Port 5
P5.4/SEG27
P5.5/SEG26
P5.6/SEG25
P5.7/SEG24
P6.0/SEG23
P6.1/SEG22
2064-byte
P6.2/SEG21
P6.3/SEG20
Register File
Port 6
P6.4/SEG19
P6.5/SEG18
P6.6/SEG17
P6.7/SEG16
P7.0/SEG15
P7.1/SEG14
P7.2/SEG13
P7.3/SEG12
Port 7
P7.4/SEG11
P7.5/SEG10
P7.6/SEG9
P7.7/SEG8
TEST3 VDD
VSS
VDDPLL0
VSSPLL
VDDPLL1

Advertisement

loading