Sony MHC-V77DW Service Manual page 98

Hide thumbs Also See for MHC-V77DW:
Table of Contents

Advertisement

MHC-V77DW
BENTEN-MOTHERBOARD BOARD (4/11) IC6341, IC6342 NT5CB128M16IP-EK (SD-RAM)
Pin No.
Pin Name
A1
VDDQ_A1
A2
DQU5
A3
DQU7
A4
NO_USE
A5
NO_USE
A6
NO_USE
A7
DQU4
A8
VDDQ_A8
A9
VSS_A9
B1
VSSQ_B1
B2
VDD_B2
B3
VSS_B3
B4
NO_USE
B5
NO_USE
B6
NO_USE
B7
DQSU
B8
DQU6
B9
VSSQ_B9
C1
VDDQ_C1
C2
DQU3
C3
DQU1
C4
NO_USE
C5
NO_USE
C6
NO_USE
C7
DQSU
C8
DQU2
C9
VDDQ_C9
D1
VSSQ_D1
D2
VDDQ_D2
D3
DMU
D4
NO_USE
D5
NO_USE
D6
NO_USE
D7
DQU0
D8
VSSQ_D8
D9
VDD_D9
E1
VSS_E1
E2
VSSQ_E2
E3
DQL0
E4
NO_USE
E5
NO_USE
E6
NO_USE
98
I/O
-
DQ Power Supply: 1.5V +/-0.075V
I/O
Data Input/output: Bi-directional data bus.
I/O
Data Input/output: Bi-directional data bus.
-
Not used
-
Not used
-
Not used
I/O
Data Input/output: Bi-directional data bus.
-
DQ Power Supply: 1.5V +/-0.075V
-
Ground
-
DQ Ground
-
Power Supply: 1.5V +/-0.075
-
Ground
-
Not used
-
Not used
-
Not used
Data Strobe: Output with read data, input with write data. Edge-aligned with read data, cen-
tered in write data. For the x16, DQSL: corresponds to the data on DQL0-DQL7; DQSU corre-
sponds to the data on DQU0-DQU7. The data strobe DQS, DQSL and DQSU are paired with
I/O
differential signals DQS, DQSL and DQSU, respectively, to provide differential pair signaling
to the system during reads and writes. DDR3 SDRAM supports differential data strobe only
and does not support single-ended.
I/O
Data Input/output: Bi-directional data bus.
-
DQ Ground
-
DQ Power Supply: 1.5V +/-0.075V
I/O
Data Input/output: Bi-directional data bus.
I/O
Data Input/output: Bi-directional data bus.
-
Not used
-
Not used
-
Not used
Data Strobe: Output with read data, input with write data. Edge-aligned with read data, cen-
tered in write data. For the x16, DQSL: corresponds to the data on DQL0-DQL7; DQSU corre-
sponds to the data on DQU0-DQU7. The data strobe DQS, DQSL and DQSU are paired with
I/O
differential signals DQS, DQSL and DQSU, respectively, to provide differential pair signaling
to the system during reads and writes. DDR3 SDRAM supports differential data strobe only
and does not support single-ended.
I/O
Data Input/output: Bi-directional data bus.
-
DQ Power Supply: 1.5V +/-0.075V
-
DQ Ground
-
DQ Power Supply: 1.5V +/-0.075V
Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM
is sampled HIGH coincident with that input data during a Write access. DM is sampled on
I
both edges of DQS. For x8 device, the function of DM or TDQS/ TDQS is enabled by Mode
Register A11 setting in MR1.
-
Not used
-
Not used
-
Not used
I/O
Data Input/output: Bi-directional data bus.
-
DQ Ground
-
Power Supply: 1.5V +/-0.075
-
Ground
-
DQ Ground
I/O
Data Input/output: Bi-directional data bus.
-
Not used
-
Not used
-
Not used
Description

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents