Exploded View And Replacement Parts List; Ic Data; Ic100 (Dvf99) - Panasonic KX-NS0154 Service Manual

Dect 4-channel ip cell station unit
Hide thumbs Also See for KX-NS0154:
Table of Contents

Advertisement

KX-NS0154

16 Exploded View and Replacement Parts List

16.1. IC Data

16.1.1. IC100 (DVF99)

Pin No.
Terminal Name
A1
GND
A2
MEMXA2_EXTINT4
A3
MEMXA3_LCDGP0
A4
DDR_REF2
A5
DDRDQS1_N
A6
DDRDQS1
A7
DDRDQ0
A8
DDRDQS0_N
A9
DDRDQS0
A10
DDRDQ5
A11
DDR_REF1
A12
DDRODT0
A13
DDRCKELP
A14
DDRWE_N
A15
DDRCLK1
A16
DDRCLK1_N
A17
DDRCLK0
A18
DDRCLK0_N
A19
DDRA7
B1
MEMXA0_LCDD22
B2
MEMXA4_LCDGP1
B3
MEMXA1_LCDD23
B4
DDRDQ8
B5
DDRDQ11
B6
DDRDM1
B7
DDRDQ1
B8
DDRDQ2
B9
DDRDQ4
B10
DDRDQ7
B11
DDRCS1
B12
DDRCAS_N
B13
DDRRAS_N
B14
DDRBA1
B15
DDRA0
B16
DDRA3
B17
DDRA6
B18
DDRA10
B19
DDRA14
C1
MEMXA6_LCDGP3
C2
MEMXA10_LCDGP7
C3
MEMXA5_LCDGP2
C4
DDR_RTT
C5
DDRDQ10
C6
DDRDQ12
C7
DDRDQ14
C8
DDRDQ3
C9
DDRDQ6
C10
DDRCS0
C11
DDRODT1
C12
DDRA1
C13
DDRBA2
C14
DDRA2
C15
DDRA5
C16
DDRA8
C17
DDRA12
C18
DDR_REF0
C19
SPI2DO
D1
MEMXA13_BA0_LCDD1
D2
MEMXA7_LCDGP4
Contents of Control
GND
not used
not used
DDR Reference Voltage Input
DDR Data Strobe 1 Negative
DDR Data Strobe 1 Positive
DDR Data
DDR Data Strobe 0 Negative
DDR Data Strobe 0 Positive
DDR Data
DDR Reference Voltage Input
DDR On-Die Termination
DDR Low Power Clock Enable (Not used)
DDR Write Enable Active Low
DDR Diff Clock 1 Positive (Not used)
DDR Diff Clock 1 Negative (Not used)
DDR Diff Clock 0 Positive
DDR Diff Clock 0 Negative
DDR Command/Address Bus
IC501 reset
IC502 reset
not used
DDR Data
DDR Data
DDR Data Mask
DDR Data
DDR Data
DDR Data
DDR Data
DDR CS (Not used)
DDR Column Select Active Low
DDR Row Select Active Low
DDR Bank Address Bus
DDR Command/Address Bus
DDR Command/Address Bus
DDR Command/Address Bus
DDR Command/Address Bus
DDR Command/Address Bus (Not used)
not used
not used
not used
DDR Receiver Termination Compensation
DDR Data
DDR Data
DDR Data
DDR Data
DDR Data
DDR CS
DDR On-Die Termination (Not used)
DDR Command/Address Bus
DDR Bank Address Bus
DDR Command/Address Bus
DDR Command/Address Bus
DDR Command/Address Bus
DDR Command/Address Bus
DDR Reference Voltage Input
SPI2 Serial Data Out
not used
not used
38
I/O setting
Remark
GND
O
O
I
I/O
I/O
I/O
I/O
I/O
I/O
I
O
O
O
O
O
O
O
O
O
O
O
I/O
I/O
O
I/O
I/O
I/O
I/O
O
O
O
O
O
O
O
O
O
O
O
O
I
I/O
I/O
I/O
I/O
I/O
O
O
O
O
O
O
O
O
I
O
O
O

Advertisement

Table of Contents
loading

Table of Contents