Epson S1C17W22 Technical Manual
  1. Manuals
  2. Brands
  3. Epson Manuals
  4. Microcontrollers
  5. S1C17W22
  6. Technical manual

Epson S1C17W22 Technical Manual

Cmos 16-bit single chip microcontroller
Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
CMOS 16-BIT SINGLE CHIP MICROCONTROLLER
S1C17W22/W23
Technical Manual
Rev. 1.3

Advertisement

Table of Contents
loading

Related Manuals for Epson S1C17W22

Summary of Contents for Epson S1C17W22

  • Page 1 CMOS 16-BIT SINGLE CHIP MICROCONTROLLER S1C17W22/W23 Technical Manual Rev. 1.3...
  • Page 2 2. This evaluation board/kit or development tool is intended for use by an electronic engineer and is not a consumer product. The user should use it properly and in a safe manner. Seiko Epson does not assume any responsibility or liability of any kind of damage and/or fire caused by its use.

  • Page 3: Notational Conventions And Symbols In This Manual

    PREFACE Preface This is a technical manual for designers and programmers who develop a product using the S1C17W22/W23. This document describes the functions of the IC, embedded peripheral circuit operations, and their control methods. For the CPU functions and instructions, refer to the “S1C17 Family S1C17 Core Manual.” For the functions and operations of the debugging tools, refer to the respective tool manuals.

  • Page 4: Table Of Contents

    3.2 CPU Core ........................3-2 3.2.1 CPU Registers ....................3-2 3.2.2 Instruction Set ....................3-2 3.2.3 Reading PSR ....................3-2 3.2.4 I/O Area Reserved for the S1C17 Core ............3-2 3.3 Debugger ........................3-2 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 5 6.2.4 CMOS Output and High Impedance State ............6-3 6.3 Clock Settings ......................... 6-3 6.3.1 PPORT Operating Clock ................... 6-3 6.3.2 Clock Supply in SLEEP Mode ................6-3 6.3.3 Clock Supply in DEBUG Mode ................. 6-3 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 6 9.3.2 Theoretical Regulation Function ............... 9-2 9.4 Operations ........................9-3 9.4.1 RTCA Control ....................9-3 9.4.2 Real-Time Clock Counter Operations ............... 9-4 9.4.3 Stopwatch Control .................... 9-4 9.4.4 Stopwatch Count-up Pattern ................9-4 9.5 Interrupts ......................... 9-5 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 7 T16 Ch.n Mode Register ......................11-5 T16 Ch.n Control Register ......................11-5 T16 Ch.n Reload Data Register ....................11-6 T16 Ch.n Counter Data Register ....................11-6 T16 Ch.n Interrupt Flag Register ....................11-6 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 8 13.5.3 Data Reception in Master Mode ..............13-7 13.5.4 Terminating Data Transfer in Master Mode ............ 13-8 13.5.5 Data Transfer in Slave Mode ................13-8 13.5.6 Terminating Data Transfer in Slave Mode ............. 13-10 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 9 15.3.4 Event Counter Clock ..................15-3 15.4 Operations ........................15-4 15.4.1 Initialization ....................15-4 15.4.2 Counter Block Operations ................15-5 15.4.3 Comparator/Capture Block Operations ............15-8 15.4.4 TOUT Output Control ................... 15-16 15.5 Interrupt ........................15-22 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 10 17.6 Application Example: Driving EL Lamp ................ 17-7 17.7 Control Registers ......................17-7 REMC Clock Control Register ....................17-7 REMC Data Bit Counter Control Register ................17-8 REMC Data Bit Counter Register ..................... 17-9 Seiko Epson Corporation viii S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 11 19.1 Overview ........................19-1 19.2 Input/Output Pins and External Connections .............. 19-2 19.2.1 List of Input/Output Pins ................19-2 19.2.2 External Connections ..................19-2 19.3 Clock Settings ......................19-3 19.3.1 RFC Operating Clock ..................19-3 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 12 OPCMP Ch.n Control Register ....................21-2 22 Multiplier/Divider (COPRO2) ..................22-1 22.1 Overview ........................22-1 22.2 Operation Mode and Output Mode ................22-1 22.3 Multiplication ........................ 22-2 22.4 Division ......................... 22-3 22.5 MAC ..........................22-5 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 13 0x5460–0x5470 R/F Converter (RFC) Ch.1 ............AP-A-26 0x5480–0x548c 16-bit Timer (T16) Ch.3 (S1C17W23 only) ........AP-A-27 0x54a2–0x54b6 12-bit A/D Converter (ADC12A) (S1C17W23 only) ..... AP-A-27 0x54e2–0x54e6 Operational Amplifier/Comparator (OPCMP) (S1C17W23 only) .. AP-A-29 0xffff90 Debugger (DBG) ................. AP-A-29 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 14 B.1 Operating Status Configuration Examples for Power Saving ........AP-B-1 B.2 Other Power Saving Methods ..................AP-B-2 Appendix C Mounting Precautions ................AP-C-1 Appendix D Measures Against Noise ................ AP-D-1 Appendix E Initialization Routine ................AP-E-1 Revision History Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 15: Overview

    1 OVERVIEW 1 Overview The S1C17W22/W23 is a 16-bit MCU that features low-voltage operation from 1.2 V even though Flash memory is included. The embedded high-efficiency DC-DC converter generates the constant-voltage to drive the IC with lower power consumption than 4-bit MCUs. This IC includes a real-time clock, a stopwatch, an LCD driver, and a PWM timer capable of being used to generate drive waveforms for a motor driver as well as a high-performance 16-bit CPU.
  • Page 16 OSC1 = 32 kHz, RTC = ON, super economy mode 1.2 µA OSC1 = 32 kHz, RTC = ON, CPU = OSC1, LCD = ON (no panel load, V reference, 1/3 bias, all on), super economy mode Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 17: Block Diagram

    2 Ch. (PWG2) Sound generator BZOUT (SNDA) #BZOUT TOUT00–01 TOUT10–11 16-bit PWM timer IR remote CAP00–01 (T16B) controller CAP10–11 2 Ch. REMO (REMC) EXCL00–01 1 Ch. EXCL10–11 Figure 1.2.1 S1C17W22 Block Diagram Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 18 CAP10–11 VREFA0 3 Ch. (ADC12A) CAP20–21 #ADTRG0 1 Ch. EXCL00–01 EXCL10–11 Op-amp/ EXCL20–21 OPIN0–1P comparator OPIN0–1N UART (OPCMP) USIN0–1 OPOUT0–1 (UART) 2 Ch. USOUT0–1 2 Ch. Figure 1.2.2 S1C17W23 Block Diagram Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 19: Pins

    DST2/PD0 SEG28 SEG28 SEG27 SEG27 COM0 COM0 SEG26 SEG26 COM1 COM1 SEG25 SEG25 COM2 COM2 COM3 COM3 COM4 COM4 COM5 COM5 N.C. N.C. N.C. N.C. Figure 1.3.1.1 S1C17W22 Pin Configuration Diagram (TQFP15-128PIN) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 20 DST2/PD0 SEG28 SEG28 SEG27 SEG27 COM0 COM0 SEG26 SEG26 COM1 COM1 SEG25 SEG25 COM2 COM2 COM3 COM3 COM4 COM4 COM5 COM5 N.C. N.C. N.C. N.C. Figure 1.3.1.2 S1C17W23 Pin Configuration Diagram (TQFP15-128PIN) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 21: Pad Configuration Diagram (Chip)

    COM4 COM4 COM5 COM5 3.088 mm Figure 1.3.2.1 S1C17W22 Pad Configuration Diagram (Chip) Pad opening No. 1–32, 63–92: X = 68 µm, Y = 80 µm No. 33–62, 93–125: X = 80 µm, Y = 68 µm Chip thickness 400 µm...
  • Page 22 Figure 1.3.2.2 S1C17W23 Pad Configuration Diagram (Chip) Pad opening No. 1–32, 63–92: X = 68 µm, Y = 80 µm No. 33–62, 93–125: X = 80 µm, Y = 68 µm Chip thickness 400 µm Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 23: Pin Descriptions

    = High impedance state O (H) = High level output O (L) = Low level output Tolerant fail-safe structure: = Over voltage tolerant fail-safe type I/O cell included (see the “I/O Ports” chapter) ✓ Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 24 Hi-Z – I/O port UPMUX User-selected I/O (universal port multiplexer) ADIN00 12-bit A/D converter Ch.0 analog signal input 0 (S1C17W23 only) OPIN1N Operational amplifier/comparator Ch.1 analog signal input (-) (S1C17W23 only) Seiko Epson Corporation 1-10 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 25 LCD common output Hi-Z I/O port ✓ EXCL21 16-bit PWM timer Ch.2 event counter input 1 (S1C17W23 only) UPMUX User-selected I/O (universal port multiplexer) SEG65 LCD segment output COM14/COM6 LCD common output Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 1-11 (Rev. 1.3)
  • Page 26 Notes: • In the peripheral circuit descriptions, the assigned signal name is used as the pin name. • Both the S1C17W23 A/D converter and operational amplifier/comparator pins are assigned to the same pin function. Seiko Epson Corporation 1-12 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 27 (UART) S1C17W23: n = 0, 1 USOUTn UART Ch.n data output 16-bit PWM timer TOUTn0/CAPn0 S1C17W22: n = 0, 1 T16B Ch.n PWM output/capture input 0 (T16B) S1C17W23: n = 0, 1, 2 TOUTn1/CAPn1 T16B Ch.n PWM output/capture input 1 Note: Do not assign a function to two or more pins simultaneously.

  • Page 28: Power Supply, Reset, And Clocks

    Power supply voltage V ” in the “Electrical Characteristics” chapter and the “Basic External Connection Diagram” chapter, respectively. Note: Be sure to avoid using the V and V pin outputs for driving external circuits. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 29: Operations

    PWGINTF.MODCMPIF bit to 1. 2. When a clock source other than OSC1 is started in economy mode The hardware switches to normal mode at the same time the clock source is started. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 30 (or economy mode). Do not perform heavy- load operations, such as starting a high-speed clock source, before the PWGINTF.MODC- MPIF bit is set to 1, as it may cause a malfunction. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 31: System Reset Controller (Src)

    The reset source refers to causes that request system initialization. The following shows the reset sources. #RESET pin Inputting a reset signal with a certain low level period to the #RESET pin issues a reset request. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 32: Initialization Conditions (Reset Groups)

    Watchdog timer reset #RESET pin Peripheral circuit software reset Reset state is canceled immediately (MODEN and SFTRST bits. The after the reset request is canceled. software reset operations de- pend on the peripheral circuit. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 33: Clock Generator (Clg)

    OSC4 EXOSCEN EXOSC EXOSC EXOSCCLK clock input circuit FOUTEN Peripheral circuit 1 FOUT FOUT Clock output CLKSRC[x:0] selector circuit CLKDIV[x:0] FOUTDIV[2:0] Peripheral circuit n Clock CLKSRC[x:0] selector CLKDIV[x:0] Figure 2.3.1.1 CLG Configuration Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 34: Input/Output Pins

    OSC1 oscillator circuit The OSC1 oscillator circuit is a high-precision and low-power oscillator circuit that uses a 32.768 kHz crystal resonator. Figure 2.3.3.2 shows the configuration of the OSC1 oscillator circuit. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 35 OSC3 and OSC4 pins may affect the oscillation frequency. • When the internal oscillator is selected, be sure to avoid using the pins to which OSC3 and OSC4 are assigned as input pins, as it may affect the oscillation frequency. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 36: Operations

    Figure 2.3.4.1 shows the relationship be- tween the oscillation start time and the oscillation stabilization waiting time. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 37 Oscillator circuit enable (CLGOSC.OSC1EN) Oscillation inverter INV1B[1:0] setting gain INV1N[1:0] setting gain Oscillation waveform Startup boosting Normal operation operation Figure 2.3.4.2 Operation Example when the Oscillation Startup Control Circuit is Used Seiko Epson Corporation 2-10 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 38 Note: Make sure the CLGOSC.OSC3EN bit is set to 0 (while the OSC3 oscillation is halted) when switching the oscillator within three types. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 2-11 (Rev. 1.3)
  • Page 39 CLGSCLK.CLKSRC[1:0] = 0x0 (IOSC) CLGSCLK.WUPSRC[1:0] = 0x0 (IOSC) CLGSCLK.WUPSRC[1:0] = 0x0 (IOSC) ∗ Switching to IOSC that features fast initiation allows high-speed processing. Figure 2.3.4.4 Clock Control Example at SLEEP Cancelation Seiko Epson Corporation 2-12 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 40 7. The OSC1 oscillation stops if the CLGINTF.OSC1STPIF bit = 1 after an interrupt occurs. If the CLGOSC1.OSDRB bit = 1, the hardware restarts the OSC1 oscillator circuit. Note: Enabling the oscillation stop detection function increase the oscillation stop detector current OSD1 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 2-13 (Rev. 1.3)

  • Page 41: Operating Mode

    When a debug interrupt occurs, the CPU enters DEBUG mode. DEBUG mode is canceled when the retd in- struction is executed. For more information on DEBUG mode, refer to “Debugger” in the “CPU and Debugger” chapter. Seiko Epson Corporation 2-14 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 42 CPU into RUN mode. This transition is executed even if the CPU does not accept the interrupt request. • Interrupt request from a peripheral circuit • NMI • Debug interrupt • Reset request Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 2-15 (Rev. 1.3)

  • Page 43: Interrupts

    Operating mode 0x7–0x6 Reserved Super economy mode Reserved Economy mode Normal mode Reserved Automatic mode Note: The PWGCTL.PWGMOD[2:0] bits are set to 0x0 when 0x7, 0x6, 0x4, or 0x1 is written. Seiko Epson Corporation 2-16 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 44: Pwg2 Timing Control Register

    Bit name Initial Reset Remarks CLGSCLK WUPMD R/WP – – – 13–12 WUPDIV[1:0] R/WP 11–10 – – 9–8 WUPSRC[1:0] R/WP 7–6 – – 5–4 CLKDIV[1:0] R/WP 3–2 – – 1–0 CLKSRC[1:0] R/WP Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 2-17 (Rev. 1.3)
  • Page 45 When a currently stopped clock source is selected, it will automatically start oscillating or clock input. Table 2.6.4 SYSCLK Clock Source and Division Ratio Settings CLGSCLK.CLKSRC[1:0] bits CLGSCLK. CLKDIV[1:0] bits IOSCCLK OSC1CLK OSC3CLK EXOSCCLK 1/16 Reserved Reserved Reserved Reserved Reserved Seiko Epson Corporation 2-18 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 46: Clg Oscillation Control Register

    IOSC oscillator circuit CLG IOSC Control Register Register name Bit name Initial Reset Remarks CLGIOSC 15–8 – 0x00 – – 7–5 – – IOSCSTM R/WP 3–0 – – Bits 15–5 Reserved Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 2-19 (Rev. 1.3)

  • Page 47: Clg Osc1 Control Register

    0. Bit 12 OSC1BUP This bit enables the oscillation startup control circuit in the OSC1 oscillator circuit. 1 (R/WP): Enable (Activate booster operation at startup.) 0 (R/WP): Disable Bit 11 Reserved Seiko Epson Corporation 2-20 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 48: Clg Osc3 Control Register

    CLG OSC3 Control Register Register name Bit name Initial Reset Remarks CLGOSC3 15–12 – – – 11–10 OSC3FQ[1:0] R/WP 9–8 OSC3MD[1:0] R/WP 7–6 – – 5–4 OSC3INV[1:0] R/WP – – 2–0 OSC3WT[2:0] R/WP Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 2-21 (Rev. 1.3)

  • Page 49: Clg Interrupt Flag Register

    Register name Bit name Initial Reset Remarks CLGINTF 15–8 – 0x00 – – – – (reserved) OSC1STPIF Cleared by writing 1. IOSCTEDIF – – – OSC3STAIF Cleared by writing 1. OSC1STAIF IOSCSTAIF Seiko Epson Corporation 2-22 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 50: Clg Interrupt Enable Register

    These bits enable the OSC1 oscillation stop and IOSC oscillation auto-trimming completion inter- rupts. 1 (R/W): Enable interrupts 0 (R/W): Disable interrupts Each bit corresponds to the interrupt as follows: CLGINTE.OSC1STPIE bit: OSC1 oscillation stop interrupt CLGINTE.IOSCTEDIE bit: IOSC oscillation auto-trimming completion interrupt Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 2-23 (Rev. 1.3)

  • Page 51: Clg Fout Control Register

    0 (R/W): Disable external output Note: Since the FOUT signal generated is out of sync with writings to the CLGFOUT.FOUTEN bit, a glitch may occur when the FOUT output is enabled or disabled. Seiko Epson Corporation 2-24 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 52: Cpu And Debugger

    3 CPU AND DEBUGGER 3 CPU and Debugger 3.1 Overview This IC incorporates the Seiko Epson original 16-bit CPU core (S1C17) with a debugger. The main features of the CPU core are listed below. • Seiko Epson original 16-bit RISC processor...

  • Page 53: Cpu Core

    DBRUN bit, refer to “Clock Supply in DEBUG Mode” in each peripheral circuit chapter. DE- BUG mode continues until a cancel command is sent from the personal computer or the CPU executes the retd in- struction. Neither hardware interrupts nor NMI are accepted during DEBUG mode. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 54: Resource Requirements And Debugging Tools

    For the recommended pull-up resistor value, refer to “Recommended Operating Conditions, DSIO pull-up resis- tor R ” in the “Electrical Characteristics” chapter. R is not required when using the DSIO pin as a general- purpose I/O port pin. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 55: Flash Security Function

    The value (0 or 1) of the PSR Z (zero) flag can be read out with this bit. Bit 0 PSRN The value (0 or 1) of the PSR N (negative) flag can be read out with this bit. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 56: Debug Ram Base Register

    – 23–0 DBRAM[23:0] *1 Debugging work area start address Bits 31–24 Reserved Bits 23–0 DBRAM[23:0] The start address of the debugging work area (64 bytes) can be read out with these bits. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 57: Memory And Bus

    Debug RAM area (64 bytes) RAM area 0x00 0fc0 0x00 0fbf (8K bytes) RAM area (Device size: 32 bits) (4K bytes) (Device size: 32 bits) 0x00 0000 0x00 0000 Figure 4.1.1 Memory Map Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 58: Bus Access Cycle

    For the V voltage, refer to “Recommended Operating Conditions, Flash programming voltage V ” in the “Elec- trical Characteristics” chapter. Note: Always leave the V pin open except when programming the Flash memory. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 59: Flash Bus Access Cycle Setting

    The control registers for the peripheral circuits are located in the 8K-byte area beginning with address 0x4000. Table 4.6.1 shows the control register map. For details of each control register, refer to “List of Peripheral Circuit Registers” in the appendix or “Control Registers” in each peripheral circuit chapter. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 60 P0 Port Enable Register 0x4204 P0RCTL P0 Port Pull-up/down Control Register 0x4206 P0INTF P0 Port Interrupt Flag Register 0x4208 P0INTCTL P0 Port Interrupt Control Register 0x420a P0CHATEN P0 Port Chattering Filter Enable Register Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 61 P34–35 Universal Port Multiplexer Setting Register 0x431e P3UPMUX3 P36–37 Universal Port Multiplexer Setting Register UART (UART) Ch.0 0x4380 UA0CLK UART Ch.0 Clock Control Register 0x4382 UA0MOD UART Ch.0 Mode Register 0x4384 UA0BR UART Ch.0 Baud-Rate Register Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 62 0x5090 T16B2CCCTL0 T16B Ch.2 Compare/Capture 0 Control Register 0x5092 T16B2CCR0 T16B Ch.2 Compare/Capture 0 Data Register 0x5098 T16B2CCCTL1 T16B Ch.2 Compare/Capture 1 Control Register 0x509a T16B2CCR1 T16B Ch.2 Compare/Capture 1 Data Register Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 63 RFC Ch.1 Clock Control Register 0x5462 RFC1CTL RFC Ch.1 Control Register 0x5464 RFC1TRG RFC Ch.1 Oscillation Trigger Register 0x5466 RFC1MCL RFC Ch.1 Measurement Counter Low Register 0x5468 RFC1MCH RFC Ch.1 Measurement Counter High Register Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 64: System-Protect Function

    Other than 0x0096 (R/W): Enable system protection While the system protection is enabled, any data will not be written to the affected control bits (bits with “WP” or “R/WP” appearing in the R/W column). Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 65: Misc Iram Size Register

    FLASHCWAIT.RDWAIT[1:0] bits Number of bus Access cycles System clock frequency 4.2 MHz (max.) 4.2 MHz (max.) 4.2 MHz (max.) 2.1 MHz (max.) Note: Be sure to set the FLASHCWAIT.RDWAIT[1:0] bits before the system clock is configured. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 66: Interrupt Controller (Itc)

    TTBR + 0x04 Address misaligned interrupt Memory access instruction – (0xfffc00) Debug interrupt brk instruction, etc. 2 (0x02) TTBR + 0x08 – 3 (0x03) TTBR + 0x0c Reserved for C compiler – – Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 67 • Sound buffer empty • Sound output completion 21 (0x15) TTBR + 0x54 IR remote controller interrupt • Compare AP (S1C17W23 only) • Compare DB 22 (0x16) TTBR + 0x58 LCD driver interrupt Frame Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 68: Vector Table Base Address (Ttbr)

    ITC even if the interrupt flag is set to 1. An interrupt request is also sent to the ITC if the status is changed to interrupt enabled when the interrupt flag is 1. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 69: Itc Interrupt Request Processing

    (0–7) to be set to the IL[2:0] bits in the PSR. The software inter- rupt cannot be disabled (non-maskable interrupt). The processor performs the same interrupt processing operation as that of the hardware interrupt. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 70: Interrupt Processing By The Cpu

    – 2–0 ILVy [2:0] Bits 15–11 Reserved Bits 7–3 Reserved = 2x +1) Bits 10–8 ILVy [2:0] = 2x) Bits 2–0 ILVy [2:0] These bits set the interrupt level of each interrupt. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 71 (S1C17W23 only) ITCLV8 15–11 – 0x00 – – (ITC Interrupt Level 10–8 ILV17[2:0] IR remote controller interrupt Setup Register 8) (ILVREMC_0) 7–3 – 0x00 – – 2–0 ILV16[2:0] Sound generator interrupt (ILVSNDA_0) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 72 R/F converter Ch.1 interrupt (ILVRFC_1) ITCLV11 15–11 – 0x00 – – (ITC Interrupt Level 10–8 ILV23[2:0] (reserved) Setup Register 11) 7–3 – 0x00 – – 2–0 ILV22[2:0] 12-bit A/D converter interrupt (ILVADC12_0) (S1C17W23 only) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 73: O Ports (Pport)

    Note: ‘x’, which is used in the port names Pxy, register names, and bit names, refers to a port group (x = 0, 1, 2, ··· , d) and ‘y’ refers to a port number (y = 0, 1, 2, ··· , 7). Figure 6.1.1 shows the configuration of PPORT. Table 6.1.1 Port Configuration of S1C17W22/W23 Item S1C17W22...

  • Page 74: I/O Cell Structure And Functions

    Falling time (port level = high → low) [second] High level Schmitt input threshold voltage [V] Low level Schmitt input threshold voltage [V] : Pull-up/pull-down resistance [W] Pin capacitance [F] Parasitic capacitance on the board [F] BOARD Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 75: Cmos Output And High Impedance State

    • Port pins: High impedance state • Port function: Configured to GPIO This status continues until the ports are configured via software. The debugging function ports are configured for debug signal input/output. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 76 * Steps 1 and 5 are required for the ports with an interrupt function. Step 2 is required for the ports with a chat- tering filter function. Table 6.4.1.1 lists the port status according to the combination of data input/output control and pull-up/down control. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 77: Port Input/Output Control

    1. Configure the ports to be used for key-entry reset as general-purpose input ports (refer to “Initial settings when using a port as a general-purpose input port (only for the ports with GPIO function)”). 2. Configure the input pin combination for key-entry reset using the PCLK.KRSTCFG[1:0] bits. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 78: Interrupts

    These bits are used to set data to be output from the GPIO port pins. 1 (R/W): Output high level from the port pin 0 (R/W): Output low level from the port pin Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 79: Px Port Enable Register

    PxIOEN.PxIENy bit is set and the port is not pulled up/down. These bits do not affect the pull-up/down control when the port is used as a peripheral I/O function. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 80: Px Port Interrupt Flag Register

    PxMODSEL 15–8 – 0x00 – – 7–0 PxSEL[7:0] 0x00 *1: The bit configuration differs depending on the port group. *2: The initial value may be changed by the port. Bits 15–8 Reserved Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 81: Px Port Function Select Register

    Table 6.6.2 Key-Entry Reset Function Settings PCLK.KRSTCFG[1:0] bits key-entry reset Reset when P0[3:0] inputs = all low Reset when P0[2:0] inputs = all low Reset when P0[1:0] inputs = all low Disable Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 82: P Port Interrupt Flag Group Register

    A port generated an interrupt 0 (R): No port generated an interrupt The PINTFGRP.PxINT bit is cleared when the interrupt flag for the port that has generated an interrupt is cleared. Seiko Epson Corporation 6-10 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 83: Control Register And Port Function Configuration Of This Ic

    UPMUX ADC12A ADIN05 – – – – UPMUX ADC12A/ ADIN04/ – – OPCMP OPIN0P – – UPMUX ADC12A/ ADIN03/ – – OPCMP OPIN0N *1: Refer to the “Universal Port Multiplexer” chapter. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 6-11 (Rev. 1.3)

  • Page 84: P1 Port Group

    – – – FOUT UPMUX – – – – REMC REMO UPMUX EXSVD – – RFC Ch.1 RFIN1 UPMUX – – – – *1: Refer to the “Universal Port Multiplexer” chapter. Seiko Epson Corporation 6-12 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 85: P2 Port Group

    – – LCD24A SEG69/ COM10/COM2 T16B Ch.1 EXCL10 UPMUX – – LCD24A SEG68/ COM11/COM3 T16B Ch.1 EXCL11 UPMUX – – LCD24A SEG67/ COM12/COM4 *1: Refer to the “Universal Port Multiplexer” chapter. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 6-13 (Rev. 1.3)

  • Page 86: P3 Port Group

    – UPMUX – – LCD24A SEG61/ COM18/COM10 – – UPMUX – – LCD24A SEG60/ COM19/COM11 – – UPMUX – – LCD24A SEG59/ COM20/COM12 *1: Refer to the “Universal Port Multiplexer” chapter. Seiko Epson Corporation 6-14 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 87: P4 Port Group

    – LCD24A SEG57/ COM22/COM14 LCD24A LFRO – – – – LCD24A SEG56/ COM23/COM15 T16B Ch.0 EXCL00 – – – – LCD24A SEG55 T16B Ch.0 EXCL01 – – – – LCD24A SEG54 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 6-15 (Rev. 1.3)

  • Page 88: Pd Port Group

    – – DSIO – – – – – – DCLK – – – – – – EXOSC T16B Ch.0 EXCL00 OSC3 – – – – T16B Ch.0 EXCL01 OSC4 – – Seiko Epson Corporation 6-16 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 89: Common Registers Between Port Groups

    R/WP Register) 7–4 CLKDIV[3:0] R/WP 3–2 KRSTCFG[1:0] R/WP 1–0 CLKSRC[1:0] R/WP PINTFGRP 15–8 – 0x00 – – (P Port Interrupt Flag 7–5 – – Group Register) P4INT P3INT P2INT P1INT P0INT Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 6-17 (Rev. 1.3)

  • Page 90: Universal Port Multiplexer (Upmux)

    4. Initialize the peripheral circuit. 5. Set the PxFNCSEL.PxyMUX[1:0] bits of the I/O port to 0x1. (Select peripheral I/O function 1) 6. Set the PxMODSEL.PxSELy bit of the I/O port to 1. (Enable peripheral I/O function) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 91: Control Registers

    These bits specify a peripheral circuit. (See Table 7.3.1.) Table 7.3.1 Peripheral I/O Function Selections PxUPMUXn.PxyPERISEL[2:0] bits (Peripheral circuit) None * SPIA UART T16B Reserved Reserved Reserved PxUPMUXn. PxUPMUXn.PxyPERICH[1:0] bits (Peripheral circuit channel) S1C17W22 PxyPPFNC[2:0] bits – 0x0, 0x1 – – – (Peripheral I/O – Ch.0 Ch.0...

  • Page 92: Watchdog Timer (Wdt)

    = — — — — — — — — (Eq. 8.1) CLK_WDT Where Counter overflow cycle [second] CLK_WDT: WDT operating clock frequency [Hz] Example) = 4 seconds when CLK_WDT = 256 Hz Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 93: Clock Supply In Debug Mode

    If the clock source stops in SLEEP mode, WDT stops. To prevent generation of an unnecessary reset after clearing SLEEP mode, reset WDT before executing the slp instruction. WDT should also be stopped as required using the WDTCTL.WDTRUN[3:0] bits. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 94: Control Registers

    WDTCNTRST Always read as 0. 3–0 WDTRUN[3:0] R/WP – Bits 15–5 Reserved Bit 4 WDTCNTRST This bit resets WDT. 1 (WP): Reset 0 (WP): Ignored 0 (R): Always 0 when being read Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 95 Always 0x0 is read if a value other than 0xa is written. Since a reset may be generated immediately after running depending on the counter value, WDT should also be reset concurrently when running WDT. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 96: Real-Time Clock (Rtca)

    * Indicates the status when the pin is configured for RTCA. If the port is shared with the RTCA output function and other functions, the RTCA function must be assigned to the port. For more information, refer to the “I/O Ports” chapter. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 97: Clock Settings

    · · · · · · · · · · · · · · · 0x3e 59.1 0x7e -1.9 0x3f 60.1 0x7f -1.0 Minimum resolution: 1 ppm, Correction rate range: -61.0 to 60.1 ppm Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 98: Operations

    3. Write 1 to the RTCINTF.ALARMIF bit to clear the alarm interrupt flag. 4. Write 1 to the RTCINTE.ALARMIE bit to enable alarm interrupts. When the real-time clock counter reaches the alarm time set in Step 2, an alarm interrupt occurs. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 99: Real-Time Clock Counter Operations

    9.4.4 Stopwatch Count-up Pattern The stopwatch consists of 1/100-second and 1/10-second counters and these counters perform counting up in incre- ments of approximate 1/100 and 1/10 seconds with the count-up patterns shown in Figure 9.4.4.1. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 100: Interrupts

    1 Hz counter value. • An alarm interrupt occurs after a lapse of 1/256 second from matching between the AM/PM (in 12H mode), hour, minute, and second counter value and the alarm setting value. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 101: Control Registers

    Depending on these operation timings, the +1 second correction may be executed after the count-up operation resumes. For more information on the +1 second correction, refer to “Real-Time Clock Counter Operations.” Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 102: Rtc Second Alarm Register

    The RTCALM1.RTCSHA[2:0] bits and the RTCALM1.RTCSLA[3:0] bits set the 10-second digit and 1-second digit of the alarm time, respectively. A value within 0 to 59 seconds can be set in BCD code as shown in Table 9.6.1. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 103: Rtc Hour/Minute Alarm Register

    SWRUN Bits 15–12 BCD10[3:0] Bits 11–8 BCD100[3:0] The 1/10-second and 1/100-second digits of the stopwatch counter can be read as a BCD code from the RTCSWCTL.BCD10[3:0] bits and the RTCSWCTL.BCD100[3:0] bits, respectively. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 104: Rtc Second/1Hz Register

    1-second digit of the second counter, respectively. The setting/read values are a BCD code within the range from 0 to 59. Note: Be sure to avoid writing to the RTCSEC.RTCSH[2:0]/RTCSL[3:0] bits while the RTCCTL. RTCBSY bit = 1. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 105: Rtc Hour/Minute Register

    1 to 12 in 12H mode or 0 to 23 in 24H mode. Note: Be sure to avoid writing to the RTCHUR.RTCHH[1:0]/RTCHL[3:0] bits while the RTCCTL. RTCBSY bit = 1. Bit 7 Reserved Seiko Epson Corporation 9-10 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 106: Rtc Month/Day Register

    The day of the week counter is a base-7 counter and the setting/read values are 0x0 to 0x6. Table 9.6.2 lists the correspondence between the count value and day of the week. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 9-11 (Rev. 1.3)

  • Page 107: Rtc Interrupt Flag Register

    The following shows the correspondence between the bit and interrupt: RTCINTF.RTCTRMIF bit: Theoretical regulation completion interrupt RTCINTF.SW1IF bit: Stopwatch 1 Hz interrupt RTCINTF.SW10IF bit: Stopwatch 10 Hz interrupt RTCINTF.SW100IF bit: Stopwatch 100 Hz interrupt Bits 11–9 Reserved Seiko Epson Corporation 9-12 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 108: Rtc Interrupt Enable Register

    The following shows the correspondence between the bit and interrupt: RTCINTE.RTCTRMIE bit: Theoretical regulation completion interrupt RTCINTE.SW1IE bit: Stopwatch 1 Hz interrupt RTCINTE.SW10IE bit: Stopwatch 10 Hz interrupt RTCINTE.SW100IE bit: Stopwatch 100 Hz interrupt Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 9-13 (Rev. 1.3)
  • Page 109 RTCINTE.1DAYIE bit: 1-day interrupt RTCINTE.1HURIE bit: 1-hour interrupt RTCINTE.1MINIE bit: 1-minute interrupt RTCINTE.1SECIE bit: 1-second interrupt RTCINTE.1_2SECIE bit: 1/2-second interrupt RTCINTE.1_4SECIE bit: 1/4-second interrupt RTCINTE.1_8SECIE bit: 1/8-second interrupt RTCINTE.1_32SECIE bit: 1/32-second interrupt Seiko Epson Corporation 9-14 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 110: Supply Voltage Detector (Svd)

    Clock generator CLKDIV[2:0] DBRUN SVDC[4:0] EXSVD Voltage VDSEL comparator SVDDT circuit Detection SVDSC[1:0] SVDIF result counter SVDIE SVDRE[3:0] Interrupt/reset To system reset circuit control circuit To interrupt controller Figure 10.1.1 SVD Configuration Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 10-1 (Rev. 1.3)

  • Page 111: Input Pin And External Connection

    SLEEP mode and SVD stops with the register settings maintained at those before entering SLEEP mode. After the CPU returns to normal mode, CLK_SVD is supplied and the SVD operation resumes. Seiko Epson Corporation 10-2 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 112: Clock Supply In Debug Mode

    SVDCTL.MODEN bit = 1, wait for at least SVD circuit response time before reading the SVDINTF.SVDDT bit (refer to “Supply Voltage Detector Characteristics, SVD circuit response time t ” in the “Electrical Char- acteristics” chapter). Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 10-3 (Rev. 1.3)

  • Page 113: Svd Operations

    SVDIF bit). An interrupt request is sent to the interrupt controller only when the SVDINTF.SVDIF bit is set while the interrupt is enabled by the SVDINTE.SVDIE bit. For more information on interrupt control, refer to the “Interrupt Controller” chapter. Seiko Epson Corporation 10-4 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 114: Svd Reset

    Bit 7 Reserved Bits 6–4 CLKDIV[2:0] These bits select the division ratio of the SVD operating clock. Bits 3–2 Reserved Bits 1–0 CLKSRC[1:0] These bits select the clock source of SVD. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 10-5 (Rev. 1.3)

  • Page 115: Svd Control Register

    SVD detection voltage V 0x1e High 0x1d ↑ 0x1c 0x02 ↓ 0x01 0x00, 0x1f Use prohibited For more information, refer to “Supply Voltage Detector Characteristics, SVD detection voltage ” in the “Electrical Characteristics” chapter. Seiko Epson Corporation 10-6 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 116: Svd Status And Interrupt Flag Register

    This bit indicates the low power supply voltage detection interrupt cause occurrence status. 1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred 1 (W): Clear flag 0 (W): Ineffective Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 10-7 (Rev. 1.3)

  • Page 117: Svd Interrupt Enable Register

    • To prevent generating unnecessary interrupts, the corresponding interrupt flag should be cleared before enabling interrupts. Seiko Epson Corporation 10-8 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 118: 16-Bit Timers (T16)

    • A clock source and clock division ratio for generating the count clock are selectable. • Repeat mode or one-shot mode is selectable. • Can generate counter underflow interrupts. Figure 11.1.1 shows the configuration of a T16 channel. Table 11.1.1 T16 Channel Configuration of S1C17W22/W23 Item S1C17W22 S1C17W23 Number of channels 2 channels (Ch.0 and Ch.1)

  • Page 119: Clock Settings

    (Set reload data (counter preset data)) 5. Set the following bits when using the interrupt: - Write 1 to the T16_nINTF.UFIF bit. (Clear interrupt flag) - Set the T16_nINTE.UFIE bit to 1. (Enable underflow interrupt) Seiko Epson Corporation 11-2 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 120: Counter Underflow

    At the same time the counter stops, the T16_ nCTL.PRUN bit is cleared automatically. Select this mode to stop the counter after an interrupt has occurred once, such as for checking a specific lapse of time. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 11-3 (Rev. 1.3)

  • Page 121: Counter Value Read

    Bits 7–4 CLKDIV[3:0] These bits select the division ratio of the T16 Ch.n operating clock (counter clock). Bits 3–2 Reserved Bits 1–0 CLKSRC[1:0] These bits select the clock source of T16 Ch.n. Seiko Epson Corporation 11-4 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 122: T16 Ch.n Mode Register

    PRESET MODEN Bits 15–9 Reserved Bit 8 PRUN This bit starts/stops the timer. 1 (W): Start timer 0 (W): Stop timer 1 (R): Timer is running 0 (R): Timer is idle Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 11-5 (Rev. 1.3)

  • Page 123: T16 Ch.n Reload Data Register

    This bit indicates the T16 Ch.n underflow interrupt cause occurrence status. 1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred 1 (W): Clear flag 0 (W): Ineffective Seiko Epson Corporation 11-6 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 124: T16 Ch.n Interrupt Enable Register

    This bit enables T16 Ch.n underflow interrupts. 1 (R/W): Enable interrupts 0 (R/W): Disable interrupts Note: To prevent generating unnecessary interrupts, the corresponding interrupt flag should be cleared before enabling interrupts. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 11-7 (Rev. 1.3)

  • Page 125: Uart (Uart)

    • Input pin can be pulled up with an internal resistor. • The output pin is configurable as an open-drain output. Figure 12.1.1 shows the UART configuration. Table 12.1.1 UART Channel Configuration of S1C17W22/W23 Item S1C17W22 S1C17W23 Number of channels 1 channel (Ch.0)

  • Page 126: Input/Output Pins And External Connections

    When using the UART during SLEEP mode, the UART operating clock CLK_UARTn must be configured so that it will keep supplying by writing 0 to the CLGOSC.xxxxSLPC bit for the CLK_UARTn clock source. Seiko Epson Corporation 12-2 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 127: Clock Supply In Debug Mode

    (UAnMOD.STPB bit = 1). Parity function The parity function is configured using the UAnMOD.PREN and UAnMOD.PRMD bits. Table 12.4.1 Parity Function Setting UAnMOD.PREN bit UAnMOD.PRMD bit Parity function Odd parity Even parity Non parity Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 12-3 (Rev. 1.3)

  • Page 128: Operations

    2. Write transmit data to the UAnTXD register. 3. Wait for a UART interrupt when using the interrupt. 4. Repeat Steps 1 to 3 (or 1 and 2) until the end of transmit data. Seiko Epson Corporation 12-4 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 129: Data Reception

    2. Check to see if the UAnINTF.RB1FIF bit is set to 1 (receive buffer one byte full). 3. Read the received data from the UAnRXD register. 4. Repeat Steps 1 to 3 (or 2 and 3) until the end of data reception. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 12-5 (Rev. 1.3)

  • Page 130: Irda Interface

    Set the UAnMOD.IRMD bit to 1 to use the IrDA interface. Data transfer control is identical to that for normal interface even if the IrDA interface function is enabled. Seiko Epson Corporation 12-6 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 131: Receive Errors

    Note, however, that the set timing depends on the buffer status at that point. • When the receive data buffer is empty The interrupt flag will be set when the data that encountered an error is transferred to the re- ceive data buffer. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 12-7 (Rev. 1.3)

  • Page 132: Parity Error

    12.8 Control Registers UART Ch.n Clock Control Register Register name Bit name Initial Reset Remarks UAnCLK 15–9 – 0x00 – – DBRUN 7–6 – – 5–4 CLKDIV[1:0] 3–2 – – 1–0 CLKSRC[1:0] Seiko Epson Corporation 12-8 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 133: Uart Ch.n Mode Register

    1 (R/W): Enable output inverting function 0 (R/W): Disable output inverting function Bit 7 Reserved Bit 6 PUEN This bit enables pull-up of the USINn pin. 1 (R/W): Enable pull-up 0 (R/W): Disable pull-up Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 12-9 (Rev. 1.3)

  • Page 134: Uart Ch.n Baud-Rate Register

    Note: The UAnBR register settings can be altered only when the UAnCTL.MODEN bit = 0. UART Ch.n Control Register Register name Bit name Initial Reset Remarks UAnCTL 15–8 – 0x00 – – 7–2 – 0x00 – SFTRST MODEN Bits 15–2 Reserved Seiko Epson Corporation 12-10 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 135: Uart Ch.n Transmit Data Register

    PEIF H0/S0 OEIF H0/S0 Cleared by writing 1. RB2FIF H0/S0 Cleared by reading the UAnRXD reg- ister. RB1FIF H0/S0 TBEIF H0/S0 Cleared by writing to the UAnTXD register. Bits 15–10 Reserved Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 12-11 (Rev. 1.3)
  • Page 136 Bit 5 FEIE Bit 4 PEIE Bit 3 OEIE Bit 2 RB2FIE Bit 1 RB1FIE Bit 0 TBEIE These bits enable UART interrupts. 1 (R/W): Enable interrupts 0 (R/W): Disable interrupts Seiko Epson Corporation 12-12 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 137 UAnINTE.PEIE bit: Parity error interrupt UAnINTE.OEIE bit: Overrun error interrupt UAnINTE.RB2FIE bit: Receive buffer two bytes full interrupt UAnINTE.RB1FIE bit: Receive buffer one byte full interrupt UAnINTE.TBEIE bit: Transmit buffer empty interrupt Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 12-13 (Rev. 1.3)

  • Page 138: Synchronous Serial Interface (Spia)

    • Slave mode is capable of being operated in SLEEP mode allowing wake-up by an SPIA interrupt. • Input pins can be pulled up/down with an internal resistor. Figure 13.1.1 shows the SPIA configuration. Table 13.1.1 SPIA Channel Configuration of S1C17W22/W23 Item S1C17W22...

  • Page 139: Input/Output Pins And External Connections

    SDIn #SPISS0 SPICLKn #SPISS1 #SPISS #SPISS2 External SPI master device External SPI slave devices SPICLK SPICLK #SPISS SPICLK Figure 13.2.2.2 Connections between SPIA in Slave Mode and External SPI Master Device Seiko Epson Corporation 13-2 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 140: Pin Functions In Master Mode And Slave Mode

    16-bit timer channel and converts it to the SPICLKn. The 16-bit timer must be run with an appro- priate reload data set. The SPICLKn frequency (baud rate) and the 16-bit timer reload data are calculated by the equations shown below. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 13-3 (Rev. 1.3)

  • Page 141: Clock Supply In Debug Mode

    SDIn SDOn (Master mode) SDOn (Slave mode) SDOn (Slave mode) Writing data to the SPInTXD register Figure 13.3.3.1 SPI Clock Phase and Polarity (SPInMOD.LSBFST bit = 0, SPInMOD.CHLN[3:0] bits = 0x7) Seiko Epson Corporation 13-4 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 142: Data Format

    1. Assert the slave select signal by controlling the general-purpose output port (if necessary). 2. Check to see if the SPInINTF.TBEIF bit is set to 1 (transmit buffer empty). 3. Write transmit data to the SPInTXD register. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 13-5 (Rev. 1.3)
  • Page 143 SPInTXD register Transmit data remained? Wait for an interrupt request (SPInINTF.TBEIF = 1) Negate the slave select signal output from a general-purpose port Figure 13.5.2.2 Data Transmission Flowchart in Master Mode Seiko Epson Corporation 13-6 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 144: Data Reception In Master Mode

    Software operations SPInRXD → Data (R) Data (W) → SPInTXD SPInRXD → Data (R) 1 (W) → SPInINTF.TENDIF Figure 13.5.3.1 Example of Data Receiving Operations in Master Mode (SPInMOD.CHLN[3:0] bits = 0x7) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 13-7 (Rev. 1.3)

  • Page 145: Terminating Data Transfer In Master Mode

    SPInTXD register data written is completed. If no transmit data is written during this period, the data bits input from the SDIn pin are shifted and output from the SDOn pin without being modified. Seiko Epson Corporation 13-8 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 146 Data (W) → SPInTXD Data (W) → SPInTXD Software operations SPInRXD → Data (R) SPInRXD → Data (R) Figure 13.5.5.1 Example of Data Transfer Operations in Slave Mode (SPInMOD.CHLN[3:0] bits = 0x7) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 13-9 (Rev. 1.3)

  • Page 147: Terminating Data Transfer In Slave Mode

    “Interrupt Controller” chapter. The SPInINTF register also contains the BSY bit that indicates the SPIA operating status. Figure 13.6.1 shows the SPInINTF.BSY and SPInINTF.TENDIF bit set timings. Seiko Epson Corporation 13-10 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 148: Control Registers

    Remarks SPInMOD 15–12 – – – 11–8 CHLN[3:0] 7–6 – – PUEN NOCLKDIV LSBFST CPHA CPOL Bits 15–12 Reserved Bits 11–8 CHLN[3:0] These bits set the bit length of transfer data. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 13-11 (Rev. 1.3)

  • Page 149: Spia Ch.n Control Register

    Note: The SPInMOD register settings can be altered only when the SPInCTL.MODEN bit = 0. SPIA Ch.n Control Register Register name Bit name Initial Reset Remarks SPInCTL 15–8 – 0x00 – – 7–2 – 0x00 – SFTRST MODEN Bits 15–2 Reserved Seiko Epson Corporation 13-12 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 150: Spia Ch.n Transmit Data Register

    0x00 – – 6–4 – – OEIF H0/S0 Cleared by writing 1. TENDIF H0/S0 RBFIF H0/S0 Cleared by reading the SPInRXD register. TBEIF H0/S0 Cleared by writing to the SPInTXD register. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 13-13 (Rev. 1.3)

  • Page 151: Spia Ch.n Interrupt Enable Register

    The following shows the correspondence between the bit and interrupt: SPInINTE.OEIE bit: Overrun error interrupt SPInINTE.TENDIE bit: End-of-transmission interrupt SPInINTE.RBFIE bit: Receive buffer full interrupt SPInINTE.TBEIE bit: Transmit buffer empty interrupt Seiko Epson Corporation 13-14 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 152: C (I2C)

    • The input filter for the SDA and SCL inputs does not comply with the standard for removing noise spikes less than 50 ns. Figure 14.1.1 shows the I2C configuration. Table 14.1.1 I2C Channel Configuration of S1C17W22/W23 Item S1C17W22 S1C17W23 Number of channels 1 channel (Ch.0)

  • Page 153: Input/Output Pins And External Connections

    • The internal pull-up resistors for the I/O ports cannot be used for pulling up SDA and SCL. • When the I2C is set into master mode, no other master device can be connected to the I bus. Seiko Epson Corporation 14-2 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 154: Clock Settings

    14.3.3.1). Note: The I C bus transfer rate is limited to 100 kbit/s in standard mode or 400 kbit/s in fast mode. Do not set a transfer rate exceeding the limit. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 14-3 (Rev. 1.3)

  • Page 155: Operations

    - Set the I2CnCTL.MST bit to 0. (Set slave mode) - Set the I2CnCTL.SFTRST bit to 1. (Execute software reset) - Set the I2CnCTL.MODEN bit to 1. (Enable I2C Ch.n operations) Seiko Epson Corporation 14-4 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 156: Data Transmission In Master Mode

    I2CnINTF.NACKIF bit = 1 (NACK received), the I2C Ch.n generates a repeated START condition. When the repeated START condition has been generated, the I2CnINTF.STARTIF and I2CnINTF.TBEIF bits are both set to 1 same as when a START condition has been generated. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 14-5 (Rev. 1.3)
  • Page 157 Last data sent? Retry? Write 1 to the I2CnCTL.TXSTOP bit Write data to the I2CnTXD register Wait for an interrupt request (I2CnINTF.STOPIF = 1) Figure 14.4.2.2 Master Mode Data Transmission Flowchart Seiko Epson Corporation 14-6 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 158: Data Reception In Master Mode

    This reading triggers the I2C Ch.n to start subsequent data reception. Generating a STOP or repeated START condition It is the same as the data transmission in master mode. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 14-7 (Rev. 1.3)
  • Page 159 Read receive data from the I2CnRXD register Write 1 to the I2CnCTL.TXSTOP bit Write 1 to the I2CnCTL.TXSTOP bit Wait for an interrupt request (I2CnINTF.STOPIF = 1) Figure 14.4.3.2 Master Mode Data Reception Flowchart Seiko Epson Corporation 14-8 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 160: 10-Bit Addressing In Master Mode

    Clear the I2CnINTF.STARTIF bit by writing 1 after the interrupt has occurred. 9. Write the first address to the I2CnTXD.TXD[7:1] bits and 1 that represents READ as the data transfer direc- tion to the I2CnTXD.TXD0 bit. 10. Perform data reception. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 14-9 (Rev. 1.3)

  • Page 161: Data Transmission In Slave Mode

    Go to Step 6 when a STOP condition interrupt has occurred. ii. Go to Step 2 when a START condition interrupt has occurred. 6. Clear the I2CnINTF.STOPIF bit and then terminate data sending operations. Seiko Epson Corporation 14-10 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 162 A: ACK, A: NACK, Saddr/R: Slave address + R(1), Saddr/W: Slave address + W(0), STARTIF = 1 Data n: 8-bit data Figure 14.4.5.1 Example of Data Sending Operations in Slave Mode Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 14-11 (Rev. 1.3)

  • Page 163: Data Reception In Slave Mode

    I2C Ch.n sends an ACK and pulls down SCL to low. The received data in the shift register is transferred to the receive data buffer and the I2CnINTF.RBFIF and I2CnINTF.BYTEENDIF bits are both set to 1. Af- ter that, the received data can be read out from the I2CnRXD register. Seiko Epson Corporation 14-12 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 164 Wait for an interrupt request (I2CnINTF.RBFIF = 1) Last data received next? Write 1 to the I2CnCTL.TXNACK bit Read receive data from the I2CnRXD register Last data received? Figure 14.4.6.2 Slave Mode Data Reception Flowchart Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 14-13 (Rev. 1.3)

  • Page 165: Slave Operations In 10-Bit Address Mode

    If SDA does not change from low when the I2C Ch.n outputs the ninth clock, it is regarded as an automatic bus clearing failure. In this case, the I2C Ch.n clears the I2CnCTL.TXSTART bit to 0 and sets both the I2CnINTF.ERRIF and I2CnINTF.STARTIF bits to 1. Seiko Epson Corporation 14-14 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 166: Error Detection

    4 <Master mode only> When 1 is written to the I2CnCTL.TX- I2CnINTF.ERRIF = 1 START bit while the I2CnINTF.BSY bit = 0 (Refer to “Automatic Automatic bus clearing I2CnCTL.TXSTART = 0 Bus Clearing Operation.”) failure I2CnINTF.STARTIF = 1 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 14-15 (Rev. 1.3)

  • Page 167: Interrupts

    Master mode BRT + 3 CLK_I2Cn TXSTART = 1 TXSTART = 0 STARTIF = 1 Slave mode Address matching the I2CnOADR register BSY = 1 TR = 0/1 STARTIF = 1 Seiko Epson Corporation 14-16 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 168: Control Registers

    (Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source. Note: The I2CnCLK register settings can be altered only when the I2CnCTL.MODEN bit = 0. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 14-17 (Rev. 1.3)

  • Page 169: I2C Ch.n Mode Register

    The I2CnOADR.OADR[9:0] bits are effective in 10-bit address mode (I2CnMOD.OADR10 bit = 1), or the I2CnOADR.OADR[6:0] bits are effective in 7-bit address mode (I2CnMOD.OADR10 bit = 0). Note: The I2CnOADR register settings can be altered only when the I2CnCTL.MODEN bit = 0. Seiko Epson Corporation 14-18 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 170: I2C Ch.n Control Register

    Bit 0 MODEN This bit enables the I2C operations. 1 (R/W): Enable I2C operations (The operating clock is supplied.) 0 (R/W): Disable I2C operations (The operating clock is stopped.) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 14-19 (Rev. 1.3)

  • Page 171: I2C Ch.n Transmit Data Register

    0 (R): SDA = High level Bit 11 SCLLOW This bit indicates that SCL is set to low level. 1 (R): SCL = Low level 0 (R): SCL = High level Seiko Epson Corporation 14-20 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 172: I2C Ch.n Interrupt Enable Register

    Transmit buffer empty interrupt I2C Ch.n Interrupt Enable Register Register name Bit name Initial Reset Remarks I2CnINTE 15–8 – 0x00 – – BYTEENDIE GCIE NACKIE STOPIE STARTIE ERRIE RBFIE TBEIE Bits 15–8 Reserved Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 14-21 (Rev. 1.3)
  • Page 173 I2CnINTE.NACKIE bit: NACK reception interrupt I2CnINTE.STOPIE bit: STOP condition interrupt I2CnINTE.STARTIE bit: START condition interrupt I2CnINTE.ERRIE bit: Error detection interrupt I2CnINTE.RBFIE bit: Receive buffer full interrupt I2CnINTE.TBEIE bit: Transmit buffer empty interrupt Seiko Epson Corporation 14-22 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 174: 16-Bit Pwm Timers (T16B)

    - The capture circuit captures counter values using external/software trigger signals and generates interrupts. (Can be used to measure external event periods/cycles.) Figure 15.1.1 shows the T16B configuration. Table 15.1.1 T16B Channel Configuration of S1C17W22/W23 Item S1C17W22 S1C17W23 Number of channels 2 channels (Ch.0 and Ch.1)

  • Page 175: Input/Output Pins

    If the port is shared with the T16B pin and other functions, the T16B input/output function must be assigned to the port before activating T16B. For more information, refer to the “I/O Ports” chapter. Seiko Epson Corporation 15-2 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 176: Clock Settings

    Figure 15.3.4.1 Count Timing (During Count Up Operation) Note: When running the counter using the event counter clock, two dummy clocks must be input be- fore the first counting up/down can be performed. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 15-3 (Rev. 1.3)

  • Page 177: Operations

    - T16BnCTL.CNTMD[1:0] bits (Select count up/down operation) - T16BnCTL.ONEST bit (Select one-shot/repeat operation) - Set the T16BnCTL.PRESET bit to 1. (Reset counter) - Set the T16BnCTL.RUN bit to 1. (Start counting) Seiko Epson Corporation 15-4 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 178: Counter Block Operations

    MAX value. If the MAX value is altered to a value smaller than the current counter value, the counter is cleared to 0x0000 and continues counting up to the new MAX value. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 15-5 (Rev. 1.3)
  • Page 179 MODEN = 1 PRESET = 1 RUN = 1 Software operation Data (W) → MC[15:0] RUN = 1 RUN = 0 Hardware operation 0xffff Count cycle MAX value Counter Time 0x0000 Seiko Epson Corporation 15-6 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 180 Data (W) → MC[15:0] RUN = 1 RUN = 1 0xffff MAX value Counter Time 0x0000 RUN = 0 Figure 15.4.2.3 Operations in Repeat Up/Down Count and One-shot Up/Down Count Modes Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 15-7 (Rev. 1.3)

  • Page 181: Comparator/Capture Block Operations

    MAX value (T16BnMC register) Counter Comparison value (T16BnCCRm register) Compare period Time 0x0000 CNTZEROIF = 1 CNTZEROIF = 1 CNTZEROIF = 1 CMPCAPmIF = 1 CMPCAPmIF = 1 CMPCAPmIF = 1 Seiko Epson Corporation 15-8 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 182 (T16BnMC register) Compare period Compare buffer Counter value Time 0x0000 CNTMAXIF = 1 CNTMAXIF = 1 CNTMAXIF = 1 CMPCAPmIF = 1 CMPCAPmIF = 1 CMPCAPmIF = 1 CMPCAPmIF = 1 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 15-9 (Rev. 1.3)
  • Page 183 (T16BnMC register) Compare period Compare buffer Counter value Time 0x0000 CNTMAXIF = 1 CNTMAXIF = 1 CNTMAXIF = 1 CMPCAPmIF = 1 CMPCAPmIF = 1 CMPCAPmIF = 1 CMPCAPmIF = 1 Seiko Epson Corporation 15-10 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 184 (T16BnMC register) Counter Compare buffer value Compare period Time 0x0000 CNTZEROIF = 1 CNTZEROIF = 1 CNTZEROIF = 1 CMPCAPmIF = 1 CMPCAPmIF = 1 CMPCAPmIF = 1 CMPCAPmIF = 1 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 15-11 (Rev. 1.3)
  • Page 185 (T16BnMC register) Counter Compare buffer value Compare period Time 0x0000 CNTZEROIF = 1 CNTZEROIF = 1 CMPCAPmIF = 1 CMPCAPmIF = 1 CMPCAPmIF = 1 CMPCAPmIF = 1 CMPCAPmIF = 1 Seiko Epson Corporation 15-12 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 186 Compare period during counting down Time 0x0000 CNTMAXIF = 1 CNTZEROIF = 1 CNTMAXIF = 1 CNTZEROIF = 1 CMPCAPmIF = 1 CMPCAPmIF = 1 CMPCAPmIF = 1 CMPCAPmIF = 1 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 15-13 (Rev. 1.3)
  • Page 187 If the captured data stored in the T16BnCCRm register is overwritten by the next trigger when the T16BnINTF. CMPCAPmIF bit is still set, an overwrite error occurs (the T16BnINTF.CAPOWmIF bit is set). Seiko Epson Corporation 15-14 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 188 Capture trigger signal T16BnCCRm.CC[15:0] Capturing operation (2) Asynchronous capture mode (When T16BnCCCTLm.CAPTRG[1:0] bits = 0x3) Count clock T16BnTC.TC[15:0] Capture trigger signal T16BnCCRm.CC[15:0] Capturing operation Figure 15.4.3.4 Synchronous Capture Mode/Asynchronous Capture Mode Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 15-15 (Rev. 1.3)

  • Page 189: Tout Output Control

    The TOUT signal polarity (active level) can be set using the T16BnCCCTLm.TOUTINV bit. It is set to active high by setting the T16BnCCCTLm.TOUTINV bit to 0 and active low by setting to 1. Figures 15.4.4.2 and 15.4.4.3 show the TOUT output waveforms. Seiko Epson Corporation 15-16 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 190 Software control mode (0x0) Set mode (0x1) Toggle/reset mode (0x2) Set/reset mode (0x3) Toggle mode(0x4) Reset mode (0x5) Toggle/set mode (0x6) Reset/set mode (0x7) ∗ ( ) indicates the T16BnCCCTLm.TOUTMD[2:0] bit-setting value. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 15-17 (Rev. 1.3)
  • Page 191 Set/reset mode (0x3) Toggle mode(0x4) Reset mode (0x5) Toggle/set mode (0x6) Reset/set mode (0x7) ∗ ( ) indicates the T16BnCCCTLm.TOUTMD[2:0] bit-setting value. Figure 15.4.4.2 TOUT Output Waveform (T16BnCCCTLm.TOUTMT bit = 0) Seiko Epson Corporation 15-18 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 192 Set/reset mode (0x3) TOUTn0 TOUTn1 Toggle mode(0x4) TOUTn0 TOUTn1 Reset mode (0x5) TOUTn0 TOUTn1 Toggle/set mode (0x6) TOUTn0 TOUTn1 Reset/set mode (0x7) TOUTn0 TOUTn1 ∗ ( ) indicates the T16BnCCCTLm.TOUTMD[2:0] bit-setting value. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 15-19 (Rev. 1.3)
  • Page 193 Set/reset mode (0x3) TOUTn0 TOUTn1 Toggle mode(0x4) TOUTn0 TOUTn1 Reset mode (0x5) TOUTn0 TOUTn1 Toggle/set mode (0x6) TOUTn0 TOUTn1 Reset/set mode (0x7) TOUTn0 TOUTn1 ∗ ( ) indicates the T16BnCCCTLm.TOUTMD[2:0] bit-setting value. Seiko Epson Corporation 15-20 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 194 Toggle/set mode (0x6) TOUTn0 TOUTn1 Reset/set mode (0x7) TOUTn0 TOUTn1 ∗ ( ) indicates the T16BnCCCTLm.TOUTMD[2:0] bit-setting value. Figure 15.4.4.3 TOUT Output Waveform (T16BnCCCTL0.TOUTMT bit = 1, T16BnCCCTL1.TOUTMT bit = 0) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 15-21 (Rev. 1.3)

  • Page 195: Interrupt

    Bits 7–4 CLKDIV[3:0] These bits select the division ratio of the T16B Ch.n operating clock (counter clock). Bit 3 Reserved Bits 2–0 CLKSRC[2:0] These bits select the clock source of T16B Ch.n. Seiko Epson Corporation 15-22 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 196: T16B Ch.n Counter Control Register

    T16BnCTL.ONEST bit setting (see Table 15.6.2). Bit 3 ONEST This bit selects the counter repeat/one-shot mode. The count mode is configured with this selection and the T16BnCTL.CNTMD[1:0] bit settings (see Table 15.6.2). Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 15-23 (Rev. 1.3)

  • Page 197: T16B Ch.n Max Counter Data Register

    T16BnCTL.MODEN bit to 1 until the T16BnCS.BSY bit is set to 0 from 1. • Do not set the T16BnMC.MC[15:0] bits to 0x0000. T16B Ch.n Timer Counter Data Register Register name Bit name Initial Reset Remarks T16BnTC 15–0 TC[15:0] 0x0000 – Seiko Epson Corporation 15-24 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 198: T16B Ch.n Counter Status Register

    This bit indicates the currently set count direction. 1 (R): Count up 0 (R): Count down Bit 0 This bit indicates the counter operating status. 1 (R): Running 0 (R): Idle Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 15-25 (Rev. 1.3)

  • Page 199: T16B Ch.n Interrupt Flag Register

    Note: The configuration of the T16BnINTF.CAPOWmIF and T16BnINTF.CMPCAPmIF bits depends on the model. The bits corresponding to the comparator/capture circuits that do not exist are read-only bits and are always fixed at 0. Seiko Epson Corporation 15-26 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 200: T16B Ch.n Interrupt Enable Register

    The bits corresponding to the comparator/capture circuits that do not exist are read-only bits and are always fixed at 0. • To prevent generating unnecessary interrupts, the corresponding interrupt flag should be cleared before enabling interrupts. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 15-27 (Rev. 1.3)

  • Page 201: T16B Ch.n Comparator/Capture M Control Register

    These bits select the trigger edge(s) of the trigger signal at which the counter value is captured in the T16BnCCRm register in capture mode (see Table 15.6.4). The T16BnCCCTLm.CAPTRG[1:0] bits are control bits for capture mode and are ineffective in comparator mode. Seiko Epson Corporation 15-28 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 202 The signal becomes inactive by the MATCH signal. All count modes TOUTnm The signal becomes inactive by the MATCHm or MATCHm+1 signal. TOUTnm+1 The signal becomes inactive by the MATCHm+1 or MATCHm signal. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 15-29 (Rev. 1.3)

  • Page 203: T16B Ch.n Compare/Capture M Data Register

    In capture mode, this register is configured as the capture register and the counter value captured by the capture trigger signal is loaded. Seiko Epson Corporation 15-30 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 204: Sound Generator (Snda)

    Clock generator DBRUN MODEN SBSY Sound register MOSEL[1:0] Sound generation STIM[3:0] circuit BZOUT SINV Output control circuit SSTP #BZOUT Interrupt controller Interrupt control circuit EMIE EMIF EDIE EDIF Figure 16.1.1 SNDA Configuration Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 16-1 (Rev. 1.3)

  • Page 205: Output Pins And External Connections

    Piezoelectric buzzer #BZOUT S1C17 SNDA Figure 16.2.2.1 Connection between SNDA and Piezoelectric Buzzer (Direct Drive) Piezoelectric buzzer BZOUT S1C17 SNDA Figure 16.2.2.2 Connection between SNDA and Piezoelectric Buzzer (Single Pin Drive) Seiko Epson Corporation 16-2 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 206: Clock Settings

    IC. The buzzer output duration can also be controlled via software. An output start/stop procedure and the SNDA operations are shown below. Normal buzzer output start/stop procedure 1. Set the SNDSEL.MOSEL[1:0] bits to 0x0. (Set normal buzzer mode) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 16-3 (Rev. 1.3)
  • Page 207 Buzzer signal frequency [Hz] BZOUT DUTY: Buzzer signal duty ratio [%] However, the following settings are prohibited: • Settings as SNDDAT.SFRQ[7:0] bits ≤ SNDDAT.SLEN[5:0] bits • Settings as SNDDAT.SFRQ[7:0] bits = 0x00 Seiko Epson Corporation 16-4 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 208 – 71.9 35.9 0x15 – – – – 68.8 34.4 0x14 – – – – 65.6 32.8 0x13 – – – – 62.5 31.3 0x12 – – – – 59.4 29.7 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 16-5 (Rev. 1.3)

  • Page 209: Buzzer Output In One-Shot Buzzer Mode

    At the same time, the SNDINTF.EDIF bit (sound output completion interrupt flag) is set to 1 and the SND- INTF.SBSY bit is cleared to 0. Figure 16.4.3.1 shows a buzzer output timing chart in one-shot buzzer mode. Seiko Epson Corporation 16-6 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 210: Output In Melody Mode

    At the same time, the SNDINTF.EDIF bit (sound output completion interrupt flag) is set to 1 and the SNDINTF.SBSY bit is cleared to 0. Figure 16.4.4.1 shows a melody mode operation timing chart. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 16-7 (Rev. 1.3)
  • Page 211 = 32,768 Hz) CLK_SNDA SNDDAT.SFRQ[7:0] bits Scale Frequency [Hz] 0xf8 131.60 0xea 139.44 0xdd 147.60 0xd1 156.04 0xc5 165.49 0xba 175.23 0xaf 186.18 0xa5 197.40 0x9c 208.71 0x93 221.41 0x8b 234.06 Seiko Epson Corporation 16-8 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 212: Interrupts

    This bit sets whether the SNDA operating clock is supplied in DEBUG mode or not. 1 (R/W): Clock supplied in DEBUG mode 0 (R/W): No clock supplied in DEBUG mode Bit 7 Reserved Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 16-9 (Rev. 1.3)

  • Page 213: Snda Select Register

    193.4 177.7 43.6 162.1 146.5 53.3 129.0 115.2 68.6 99.6 84.0 68.4 52.7 37.1 21.5 Note: Be sure to avoid altering these bits when SNDINTF.SBSY bit = 1. Bits 7–3 Reserved Seiko Epson Corporation 16-10 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 214: Snda Control Register

    This register functions as a sound buffer. Writing data to this register starts sound output. For detailed information on the setting data, refer to “Buzzer output waveform configuration (normal buzzer mode/one-shot buzzer mode)” and “Melody output waveform configuration.” Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 16-11 (Rev. 1.3)

  • Page 215: Snda Interrupt Flag Register

    No cause of interrupt occurred 1 (W): Clear flag 0 (W): Ineffective The following shows the correspondence between the bit and interrupt: SNDINTF.EMIF bit: Sound buffer empty interrupt SNDINTF.EDIF bit: Sound output completion interrupt Seiko Epson Corporation 16-12 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 216: Snda Interrupt Enable Register

    These bits enable SNDA interrupts. 1 (R/W): Enable interrupts 0 (R/W): Disable interrupts The following shows the correspondence between the bit and interrupt: SNDINTE.EMIE bit: Sound buffer empty interrupt SNDINTE.EDIE bit: Sound output completion interrupt Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 16-13 (Rev. 1.3)

  • Page 217: Ir Remote Controller (Remc)

    • Automatic data setting function for continuous data transmission. • Output signal inverting function supporting various formats. • EL lamp drive waveform can be generated for an application example. Figure 17.1.1 shows the REMC configuration. Table 17.1.1 REMC Channel Configuration of S1C17W22/W23 Item S1C17W22 S1C17W23...

  • Page 218: External Connections

    1. Write 1 to the REMDBCTL.REMCRST bit. (Reset REMC) 2. Configure the REMCLK.CLKSRC[1:0] and REMCLK.CLKDIV[3:0] bits. (Configure operating clock) 3. Assign the REMC output function to the port. (Refer to the “I/O Ports” chapter.) Seiko Epson Corporation 17-2 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 219: Data Transmission Procedures

    The REMC outputs the logical AND between the carrier signal output from the carrier generator and the data signal output from the data signal generator. Figure 17.4.3.1 shows an example of the output waveform. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 17-3 (Rev. 1.3)
  • Page 220 The data signal is generated by comparing the values of the 16-bit counter for data signal generation (REMDBCNT.DBCNT[15:0] bits) that runs with CLK_REMC and the setting values of the REMAPLEN. APLEN[15:0] and REMDBLEN.DBLEN[15:0] bits. Figure 17.4.3.3 shows an example of the data signal gen- erated. Seiko Epson Corporation 17-4 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 221: Continuous Data Transmission And Compare Buffers

    (REMDBCTL.TRMD bit = 1), the counter stops automatically when the counter value is matched with the REMDBLEN.DBLEN[15:0] bit-setting value. 17.4.4 Continuous Data Transmission and Compare Buffers Figure 17.4.4.1 shows an operation example of continuous data transmission with the compare buffer enabled. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 17-5 (Rev. 1.3)

  • Page 222: Interrupts

    For more information on interrupt control, refer to the “Interrupt Controller” chapter. Seiko Epson Corporation 17-6 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 223: Application Example: Driving El Lamp

    1 (R/W): Clock supplied in DEBUG mode 0 (R/W): No clock supplied in DEBUG mode Bits 7–4 CLKDIV[3:0] These bits select the division ratio of the REMC operating clock. Bits 3–2 Reserved Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 17-7 (Rev. 1.3)

  • Page 224: Remc Data Bit Counter Control Register

    This bit starts/stops counting by the internal counters (16-bit counter for data signal generation and 8-bit counter for carrier generation). 1 (W): Start counting 0 (W): Stop counting 1 (R): Counting 0 (R): Idle Seiko Epson Corporation 17-8 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 225: Remc Data Bit Counter Register

    0x0000 H0/S0 Cleared by writing 1 to the REMDBCTL.REMCRST bit. Bits 15–0 DBCNT[15:0] The current value of the 16-bit counter for data signal generation can be read out through these bits. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 17-9 (Rev. 1.3)

  • Page 226: Remc Data Bit Active Pulse Length Register

    Transfer to the REMAPLEN buffer has not completed. 0 (R): Transfer to the REMAPLEN buffer has completed. While this bit is set to 1, writing to the REMAPLEN.APLEN[15:0] bits is ineffective. Seiko Epson Corporation 17-10 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 227: Remc Interrupt Enable Register

    REMCARR.CRPER[7:0] bit-setting value. (See Figure 17.4.3.2.) REMC Carrier Modulation Control Register Register name Bit name Initial Reset Remarks REMCCTL 15–8 – 0x00 – – 7–1 – 0x00 – CARREN Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 17-11 (Rev. 1.3)
  • Page 228 This bit enables carrier modulation. 1 (R/W): Enable carrier modulation 0 (R/W): Disable carrier modulation (output data signal only) Note: When carrier modulation is disabled, the REMDBCTL.REMOINV bit should be set to 0. Seiko Epson Corporation 17-12 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 229: Lcd Driver (Lcd24A)

    • Includes a power supply for 1/3 bias and 1/4 bias driving (allows external voltages to be applied). • Provides the frame signal monitoring output pin. • Can generate interrupts every frame. Figure 18.1.1 shows the LCD24A configuration. Table 18.1.1 LCD24A Configuration of S1C17W22/W23 Item S1C17W22 S1C17W23 Number of segments supported Max.

  • Page 230: Output Pins And External Connections

    The CLK_LCD24A supply should be controlled as in the procedure shown below. 1. Enable the clock source in the clock generator if it is stopped (refer to “Clock Generator” in the “Power Supply, Reset, and Clocks” chapter). Seiko Epson Corporation 18-2 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 231: Clock Supply In Sleep Mode

    64.0 85.3 128.0 256.0 0x0e 34.1 39.0 45.5 54.6 68.3 91.0 136.5 273.1 0x0d 36.6 41.8 48.8 58.5 73.1 97.5 146.3 292.6 0x0c 39.4 45.0 52.5 63.0 78.8 105.0 157.5 315.1 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 18-3 (Rev. 1.3)
  • Page 232 Frame frequency [Hz] LCD24TIM1. FRMCNT[4:0] bits 1/24 duty 1/23 duty 1/22 duty 1/21 duty 1/20 duty 1/19 duty 1/18 duty 1/17 duty 0x1f 0x1e 0x1d 0x1c 0x1b 0x1a 0x19 0x18 0x17 10.0 Seiko Epson Corporation 18-4 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 233: Lcd Power Supply

    LCD1 LCD2 LCD3 LCD4 When 1/3 bias is selected (LCD24PWR.BISEL bit = 0) When 1/4 bias is selected (LCD24PWR.BISEL bit = 1) Figure 18.4.1.1 External Connection Example for Internal Generation Mode Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 18-5 (Rev. 1.3)

  • Page 234: External Voltage Application Mode 1

    Set the booster clock frequency used in the LCD voltage booster using the LCD24TIM2.BSTC[1:0] bits. Set it to the frequency that provides the best V –V output stability after being evaluated using the actual circuit board. Seiko Epson Corporation 18-6 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 235: Lcd Contrast Adjustment

    RAM is not altered. The common pins are set to dynamic drive for “All on” and to static drive for “All off.” This function can be used to make the display flash on and off without altering the display memory. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 18-7 (Rev. 1.3)

  • Page 236: Inverted Display

    1/13 COM0–COM12 0x0b 1/12 COM0–COM11 0x0a 1/11 COM0–COM10 0x09 1/10 COM0–COM9 0x08 COM0–COM8 0x07 COM0–COM7 SEG0–SEG71 0x06 COM0–COM6 0x05 COM0–COM5 0x04 COM0–COM4 0x03 COM0–COM3 0x02 COM0–COM2 0x01 COM0–COM1 0x00 Static COM0 Seiko Epson Corporation 18-8 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 237: Drive Waveforms

    *3 The COM pins to be used depend on the drive duty selection. For more information, refer to “Drive Duty Switching.” 18.5.5 Drive Waveforms Figures 18.5.5.1 to 18.5.5.4 show some drive waveform examples. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 18-9 (Rev. 1.3)
  • Page 238 18 LCD DRIVER (LCD24A) 1 frame LFRO display status COM0 COM0 COM1 COM2 COM3 COM1 COM22 COM23 SEGx COM2 COM3 COM22 COM23 SEGx Figure 18.5.5.1 1/24 Duty Drive Waveform (1/4 bias) Seiko Epson Corporation 18-10 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 239 COM4 (= V COM5 (= V COM6 (= V COM7 (= V (= V (= V SEGx (= V (= V (= V Figure 18.5.5.2 1/8 Duty Drive Waveform (1/3 bias) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 18-11 (Rev. 1.3)
  • Page 240 (= V Figure 18.5.5.3 1/4 Duty Drive Waveform (1/3 bias) 1 frame LFRO display status (= V COM0 COM0 SEGx (= V SEGx (= V Figure 18.5.5.4 Static Drive Waveform (1/3 bias) Seiko Epson Corporation 18-12 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 241: Partial Common Output Drive

    In the display data RAM, two screen areas can be allocated and the LCD24DSP.DSPAR bit can be used to switch between the screens. Setting the LCD24DSP.DSPAR bit to 0 selects display area 0; setting to 1 selects display area 1. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 18-13 (Rev. 1.3)

  • Page 242: Segment Pin Assignment

    COM5 COM19 COM4 COM20 COM3 COM21 COM2 COM22 COM1 COM23 COM0 Unused area (general-purpose RAM) LCD24DSP. · · · SEGREV bit = 1 LCD24DSP. · · · SEGREV bit = 0 Seiko Epson Corporation 18-14 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 243 COM1 COM23 COM0 Unused area (general-purpose RAM) LCD24DSP. · · · SEGREV bit = 1 LCD24DSP. · · · SEGREV bit = 0 Figure 18.6.3.1 Display Data RAM Map (1/24 duty) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 18-15 (Rev. 1.3)
  • Page 244 COM5 COM11 COM4 COM12 COM3 COM13 COM2 COM14 COM1 COM15 COM0 Unused area (general-purpose RAM) LCD24DSP. · · · SEGREV bit = 1 LCD24DSP. · · · SEGREV bit = 0 Seiko Epson Corporation 18-16 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 245 COM1 COM15 COM0 Unused area (general-purpose RAM) LCD24DSP. · · · SEGREV bit = 1 LCD24DSP. · · · SEGREV bit = 0 Figure 18.6.3.2 Display Data RAM Map (1/16 duty) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 18-17 (Rev. 1.3)
  • Page 246 Display area 0 COM4 COM3 COM5 COM2 COM6 COM1 COM7 COM0 Unused area (general-purpose RAM) LCD24DSP. · · · SEGREV bit = 1 LCD24DSP. · · · SEGREV bit = 0 Seiko Epson Corporation 18-18 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 247 COM1 COM7 COM0 Unused area (general-purpose RAM) LCD24DSP. · · · SEGREV bit = 1 LCD24DSP. · · · SEGREV bit = 0 Figure 18.6.3.3 Display Data RAM Map (1/8 duty) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 18-19 (Rev. 1.3)
  • Page 248 = 1 bit = 0 Display area 0 COM0 COM0 Unused area (general-purpose RAM) LCD24DSP. · · · SEGREV bit = 1 LCD24DSP. · · · SEGREV bit = 0 Seiko Epson Corporation 18-20 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 249 Display area 1 COM0 COM0 Unused area (general-purpose RAM) LCD24DSP. · · · SEGREV bit = 1 LCD24DSP. · · · SEGREV bit = 0 Figure 18.6.3.4 Display Data RAM Map (static drive) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 18-21 (Rev. 1.3)

  • Page 250: Interrupt

    Bit 7 Reserved Bits 6–4 CLKDIV[2:0] These bits select the division ratio of the LCD24A operating clock. Bits 3–2 Reserved Bits 1–0 CLKSRC[1:0] These bits select the clock source of the LCD24A. Seiko Epson Corporation 18-22 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 251: Lcd24A Control Register

    This bit configures the COM pin layout when 1/1 to 1/16 duty is selected. (See Table 18.5.4.2.) 1 (R/W): Type A layout 0 (R/W): Normal layout Bits 4–0 LDUTY[4:0] These bits set the drive duty. For more information, refer to “Drive Duty Switching.” Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 18-23 (Rev. 1.3)

  • Page 252: Lcd24A Timing Control Register 2

    BSTEN This bit turns the LCD voltage booster on and off. 1 (R/W): LCD voltage booster on 0 (R/W): LCD voltage booster off For more information, refer to “LCD Power Supply.” Seiko Epson Corporation 18-24 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 253: Lcd24A Display Control Register

    For more information, see Figures 18.6.3.1 to 18.6.3.4. Bit 4 DSPREV This bit controls black/white inversion on the LCD display. 1 (R/W): Normal display 0 (R/W): Inverted display Bit 3 Reserved Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 18-25 (Rev. 1.3)

  • Page 254: Lcd24A Com Pin Control Registers 0 And 1

    Bits 15–8 (LCD24COMC1 register) Reserved LCD24A Interrupt Flag Register Register name Bit name Initial Reset Remarks LCD24INTF 15–8 – 0x00 – – 7–1 – 0x00 – FRMIF Cleared by writing 1. Bits 15–1 Reserved Seiko Epson Corporation 18-26 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 255: Lcd24A Interrupt Enable Register

    LCD24INTE 15–8 – 0x00 – – 7–1 – 0x00 – FRMIE Bits 15–1 Reserved Bit 0 FRMIE This bit enables the frame interrupt. 1 (R/W): Enable interrupt 0 (R/W): Disable interrupt Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 18-27 (Rev. 1.3)

  • Page 256: F Converter (Rfc)

    • Provides an output and continuous oscillation function for monitoring the oscillation frequency. • Can generate reference oscillation completion, sensor (A and B) oscillation completion, measurement counter overflow error, and time base counter overflow error interrupts. Figure 19.1.1 shows the RFC configuration. Table 19.1.1 RFC Channel Configuration of S1C17W22/W23 Item S1C17W22 S1C17W23 Number of channels 2 channels (Ch.0 and Ch.1)

  • Page 257: Input/Output Pins And External Connections

    Figure 19.2.2.1 Connection Example in Resistive Sensor DC Oscillation Mode SENBn SEN1 SENAn REFn RFINn : Reference resistor : Resistive sensor (AC bias) SEN1 S1C17 RFC : Reference capacitor Figure 19.2.2.2 Connection Example in Resistive Sensor AC Oscillation Mode Seiko Epson Corporation 19-2 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 258: Clock Settings

    (Clear interrupt flags) - Set the interrupt enable bits in the RFCnINTE register to 1. (Enable interrupts) 3. Assign the RFC input/output function to the ports. (Refer to the “I/O Ports” chapter.) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 19-3 (Rev. 1.3)

  • Page 259: Operating Modes

    To obtain the difference between the reference oscillation and sensor oscillation clock count values from the measurement counter simply, appropriate initial values must be set to the measurement counter before starting reference oscillation. Seiko Epson Corporation 19-4 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 260: Converting Operations And Control Procedure

    The measurement counter overflow sets the RFCnINTF.EREFIF bit to 1 indicating that the reference oscil- lation has been terminated normally. If the RFCnINTE.EREFIE bit = 1, a reference oscillation completion interrupt request occurs at this point. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 19-5 (Rev. 1.3)
  • Page 261 Performing reference oscillation and sensor oscillation with the same resistor and capacitor results n ≈ m. The difference between n and m is a conversion error. Table 19.4.4.1 lists the error factors. (n: measurement counter initial value, m: measurement counter value at the end of sensor oscillation) Seiko Epson Corporation 19-6 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 262: Cr Oscillation Frequency Monitoring Function

    For more information on interrupt control, refer to the “Interrupt Controller” chapter. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 19-7 (Rev. 1.3)

  • Page 263: Control Registers

    This bit sets the RFCLKOn pin to output the divided-by-two oscillation clock. 1 (R/W): Divided-by-two clock output 0 (R/W): Oscillation clock output For more information, refer to “CR Oscillation Frequency Monitoring Function.” Seiko Epson Corporation 19-8 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 264: Rfc Ch.n Oscillation Trigger Register

    This bit controls CR oscillation for sensor A. This bit also indicates the CR oscillation status. 1 (W): Start oscillation 0 (W): Stop oscillation 1 (R): Being oscillated 0 (R): Stopped Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 19-9 (Rev. 1.3)

  • Page 265: Rfc Ch.n Measurement Counter Low And High Registers

    Note: The time base counter must be set from the low-order value (RFCnTCL.TC[15:0] bits) first when data is set using a 16-bit access instruction. The counter may not be set to the correct value if the high-order value (RFCnTCH.TC[23:16] bits) is written first. Seiko Epson Corporation 19-10 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 266: Rfc Ch.n Interrupt Flag Register

    RFCnINTE.OVTCIE bit: Time base counter overflow error interrupt RFCnINTE.OVMCIE bit: Measurement counter overflow error interrupt RFCnINTE.ESENBIE bit: Sensor B oscillation completion interrupt RFCnINTE.ESENAIE bit: Sensor A oscillation completion interrupt RFCnINTE.EREFIE bit: Reference oscillation completion interrupt Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 19-11 (Rev. 1.3)

  • Page 267: 12-Bit A/D Converter (Adc12A)

    2. 16-bit timer underflow trigger 3. External trigger • Can convert multiple analog input signals sequentially. • Can generate conversion completion and overwrite error interrupts. Figure 20.1.1 shows the ADC12A configuration. Table 20.1.1 ADC12A Configuration of S1C17W22/W23 Item S1C17W22 S1C17W23 Number of channels –...

  • Page 268: Input Pins And External Connections

    : acquisition time). Figure 20.3.2.1 shows an equivalent circuit of the analog input portion. ADINnm ADIN ADIN Source impedance : Analog input resistance ADIN : Analog input capacitance ADIN Figure 20.3.2.1 Equivalent Circuit of Analog Input Portion Seiko Epson Corporation 20-2 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 269: Operations

    A/D conversion is actually started in sync with CLK_T16_k after a trigger is accepted. Writing 0 to the ADC12_nCTL.ADST bit stops A/D conversion after the one currently being executed has com- pleted. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 20-3 (Rev. 1.3)

  • Page 270: Conversion Mode And Analog Input Pin Settings

    3. Read the A/D conversion result of the analog input m (ADC12_nADmD.ADmD[15:0] bits). 4. Repeat Steps 2 and 3 until terminating A/D conversion. 5. Write 0 to the ADC12_nCTL.ADST bit. The ADC12A stops operating after the A/D conversion currently being executed has completed. Seiko Epson Corporation 20-4 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 271 ADINn4 ADINn4 ADC12_nAD3D.AD3D[15:0] ADINn3 conversion result (first) ADINn3 conversion result (second) ADC12_nAD4D.AD4D[15:0] ADINn4 conversion result (first) ADINn4 conversion result (second) Cleared Cleared ADC12_nINTF.AD3CIF Cleared Cleared ADC12_nINTF.AD4CIF Figure 20.4.4.1 A/D Conversion Operations Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 20-5 (Rev. 1.3)

  • Page 272: Interrupts

    (ADC12_nTRG.CNVMD = 0). If A/D conversion is stopped after the maximum analog input pin number (different in each model) has been completed, these bits indicate ADINn0. Bit 11 Reserved Seiko Epson Corporation 20-6 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 273: Adc12A Ch.n Trigger/Analog Input Select Register

    ENDAIN[2:0] bits ≥ ADC12_nTRG.STAAIN[2:0] bits. Bits 10–8 STAAIN[2:0] These bits set the analog input pin to be A/D converted first. See Table 20.6.1 for the relationship between analog input pins and bit setting values. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 20-7 (Rev. 1.3)

  • Page 274: Adc12A Ch.n Configuration Register

    Note: Make sure that the ADC12_nCTL.BSYSTAT bit is set to 0 before altering the ADC12_nCFG register. Bits 15–2 Reserved Bits 1–0 VRANGE[1:0] These bits set the A/D converter operating voltage range. Seiko Epson Corporation 20-8 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 275: Adc12A Ch.n Interrupt Flag Register

    The following shows the correspondence between the bit and interrupt: ADC12_nINTF.ADmOVIF bit: Analog input signal m A/D conversion result overwrite error interrupt ADC12_nINTF.ADmCIF bit: Analog input signal m A/D conversion completion interrupt Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 20-9 (Rev. 1.3)

  • Page 276: Adc12A Ch.n Interrupt Enable Register

    ADC12A Ch.n Result Register m Register name Bit name Initial Reset Remarks ADC12_nADmD 15–0 ADmD[15:0] 0x0000 – Bits 15–0 ADmD[15:0] These bits are the A/D conversion results of the analog input signal m. Seiko Epson Corporation 20-10 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 277: Operational Amplifier/Comparator (Opcmp)

    • Provides comparator mode to read the operational amplifier output by the CPU as a binary value. • Each channel can be enabled independently. Figure 21.1.1 shows the OPCMP configuration. Table 21.1.1 OPCMP Channel Configuration of S1C17W22/W23 Item S1C17W22 S1C17W23 Number of channels –...

  • Page 278: Operations

    0 (R/W): Disable OPCMP operations OPCMP Ch.n Control Register Register name Bit name Initial Reset Remarks OPCMPnCTL 15–12 – – – CMPD 10–8 – – – – OPOEN 5–1 – 0x00 OPCEN Bits 15–12 Reserved Seiko Epson Corporation 21-2 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 279 0 (R/W): Disable operational amplifier output Bits 5–1 Reserved Bit 0 OPCEN This bit enables the OPCMP Ch.n operational amplifier/comparator operations. 1 (R/W): Enable operational amplifier/comparator operations 0 (R/W): Disable operational amplifier/comparator operations Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 21-3 (Rev. 1.3)

  • Page 280: Multiplier/Divider (Copro2)

    %rs[6:0] is written to the mode setting register. (%rd: not used) ld.cw %rd,%rs imm7[6:0] is written to the mode setting register. (%rd: not used) ld.cw %rd,imm7 Output mode setting value Operation mode setting value Figure 22.2.1 Mode Setting Register Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 22-1 (Rev. 1.3)

  • Page 281: Multiplication

    16 bits Argument 1 32 bits Operation result S1C17 Core Operation result Operation result register 1 register 0 Selector Coprocessor output (16 bits) Flag output Figure 22.3.1 Data Path in Multiplication Mode Seiko Epson Corporation 22-2 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 282: Division

    16 bits Argument 1 32 bits Operation result S1C17 Core Operation result Operation result register 1 register 0 Selector Coprocessor output Flag output Figure 22.4.1 Data Path in Initialize Mode 2 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 22-3 (Rev. 1.3)
  • Page 283 ← Quotient res1[31:0] ← Remainder %rd ← res1[31:16] (Remainder) res0: operation result register 0, res1: operation result register 1 *1 %rd ← undefined value when the mode setting value = 0x29 Seiko Epson Corporation 22-4 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 284: Mac

    COPRO2 Argument 2 16 bits Argument 1 32 bits S1C17 Core Operation result Operation result register 1 register 0 Selector Coprocessor output Flag output Figure 22.5.1 Data Path in Initialize Mode Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 22-5 (Rev. 1.3)
  • Page 285 %r0. ld.cw %r0,0x13 ; Sets the mode (operation result read mode and 16 high-order bits output mode 0). ; Loads the 16 high-order bits of the result to %r1. ld.ca %r1,%r0 Seiko Epson Corporation 22-6 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 286: Reading Operation Results

    %rd,%rs 0x23 %rd ← res1[15:0] ld.ca %rd,imm7 %rd ← res1[15:0] ld.ca %rd,%rs 0x33 %rd ← res1[31:16] ld.ca %rd,imm7 %rd ← res1[31:16] res0: operation result register 0, res1: operation result register 1 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 22-7 (Rev. 1.3)
  • Page 287 *6 R is not required when using the DSIO pin as a general-purpose I/O port. *7 The component values should be determined after evaluating operations using an actual mounting board. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 23-1 (Rev. 1.3)

  • Page 288: Current Consumption

    , SYSCLK = OSC3, running in the RAM *1 OSC1 oscillator: CLGOSC1.INV1N[1:0] bits = 0x0, CLGOSC1.CGI1[2:0] bits = 0x0, CLGOSC1.OSDEN bit = 0, = 0 pF, Crystal resonator = C-002RX (manufactured by Seiko Epson Corporation, R = 50 kW (Max.), C = 7 pF) *2 OSC3 oscillator: CLGOSC3.OSC3MD[1:0] bits = 0x2, CLGOSC3.OSC3INV[1:0] bits = 0x0, C...
  • Page 289 RUN mode (OSC3 operation) IOSC = OFF, OSC1 = 32 kHz, OSC3 = ON, Ta = 25 °C, Typ. value 1,000 Run in Flash Run in RAM Internal oscillator Ceramic oscillator [MHz] OSC3 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 23-3 (Rev. 1.3)

  • Page 290: System Reset Controller (Src) Characteristics

    Oscillation start time – – µs Oscillation frequency 25 °C 1.6 to 3.6 V IOSC 1.2 to 1.6 V 1.6 to 3.6 V -40 to 85 °C 1.2 to 1.6 V Seiko Epson Corporation 23-4 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 291 CLGOSC1.OSDEN bit = 1 – 0.025 µA OSD1 *1 Crystal resonator = C-002RX (manufactured by Seiko Epson Corporation, R = 50 kW (Max.), C = 7 pF) OSC3 oscillator circuit characteristics Unless otherwise specified: V = 1.2 to 3.6 V, V = 0 V, Ta = 25 °C...
  • Page 292 0.8 × V Low level Schmitt input threshold voltage 0.2 × V – 0.5 × V Schmitt input hysteresis voltage – – = 1/f = 1/f EXOSC EXOSC EXOSC EXOSC EXOSCH EXOSCH EXOSC Seiko Epson Corporation 23-6 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 293 Ta = 85 °C, Min. value –V = 1.2 V = 3.6 V = 1.6 V = 1.6 V = 1.2 V 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 = 3.6 V Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 23-7 (Rev. 1.3)
  • Page 294 3.49 SVDCTL.SVDC[4:0] bits = 0x1d 3.41 3.50 3.59 SVDCTL.SVDC[4:0] bits = 0x1e 3.51 3.60 3.69 SVD circuit enable response time – – µs SVDEN SVD circuit response time – – µs Seiko Epson Corporation 23-8 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 295: Uart (Uart) Characteristics

    Transfer baud rate Normal mode 1.6 to 3.6 V – 230,400 BRT1 1.2 to 1.6 V – 57,600 IrDA mode 1.6 to 3.6 V – 115,200 BRT2 1.2 to 1.6 V – 57,600 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 23-9 (Rev. 1.3)

  • Page 296: Synchronous Serial Interface (Spia) Characteristics

    (CPOL, CPHA) = (1, 0) or (0, 1) SPICLKn (CPOL, CPHA) = (1, 1) or (0, 0) SDIn SDOn Slave mode #SPISSn SPICLKn (CPOL, CPHA) = (0, 1) SPICLKn (CPOL, CPHA) = (1, 0) SDIn Hi-Z SDOn Seiko Epson Corporation 23-10 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 297: I 2 C (I2C) Characteristics

    3.00 3.09 3.18 LCD24PWR.LC[4:0] bits = 0x0e 3.04 3.13 3.22 LCD24PWR.LC[4:0] bits = 0x0f 3.08 3.18 3.28 LCD24PWR.LC[4:0] bits = 0x10 3.12 3.22 3.32 LCD24PWR.LC[4:0] bits = 0x11 3.17 3.27 3.37 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 23-11 (Rev. 1.3)
  • Page 298 3.43 3.57 3.71 LCD24PWR.LC[4:0] bits = 0x05 3.48 3.63 3.78 LCD24PWR.LC[4:0] bits = 0x06 3.53 3.68 3.83 LCD24PWR.LC[4:0] bits = 0x07 3.59 3.74 3.89 LCD24PWR.LC[4:0] bits = 0x08 3.65 3.80 3.95 Seiko Epson Corporation 23-12 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 299 – – µA SEGH current - 0.1 V, Ta = -40 to 85 °C SEGH SEG0–71, COM0–23 – – µA SEGL + 0.1 V, Ta = -40 to 85 °C SEGL Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 23-13 (Rev. 1.3)
  • Page 300 V and V (no panel load) is connected between V and V (no panel load) LCD24PWR.LC[4:0] bits = 0x1f LCD24PWR.LC[4:0] bits = 0x1f LCD24PWR.LC[4:0] bits = 0x00 LCD24PWR.LC[4:0] bits = 0x00 Seiko Epson Corporation 23-14 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 301 V pin only when a load is connected to the V pin only LCD24PWR.VCSEL bit =1 LCD24PWR.VCSEL bit =1 LCD24PWR.VCSEL bit = 0 LCD24PWR.VCSEL bit = 0 [µA] [µA] Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 23-15 (Rev. 1.3)

  • Page 302: R/F Converter (Rfc) Characteristics

    = 3.6 V *1 In this characteristic, unevenness between production lots, and variations in measurement board, resistances and capacitances are taken into account. Waveforms for external clock input mode RFCLK RFCLK RFINn Seiko Epson Corporation 23-16 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 303 *1 The Max. value is the value when the A/D conversion clock frequency f = 1,000 kHz. CLK_ADC12A *2 Integral nonlinearity is measured at the end point line. *3 The error will be increased according to the potential difference between V and VREFAn. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 23-17 (Rev. 1.3)
  • Page 304 *2 Slew rate measurement circuit = 100 kΩ ∆V ∆V = 1 kΩ ∆t ∆t – – = 1 kΩ = 47 kΩ = 100 kΩ = 50 pF |∆V SR = ∆t Seiko Epson Corporation 23-18 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 305 Ta = 85 °C, Min. value Ta = 85 °C, Max. value [µA] -500 -400 -300 -200 -100 = 2.2 V -0.1 -0.2 = 3.6 V = 3.6 V -0.3 = 2.2 V -0.4 -0.5 [µA] Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 23-19 (Rev. 1.3)

  • Page 306: Basic External Connection Diagram

    *2: When 1/3 bias is selected *3: When 1/4 bias is selected *4: When OSC3 CR oscillator is selected *5: When OSC3 crystal/ceramic oscillator is selected ( ): Do not mount components if unnecessary. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 24-1 (Rev. 1.3)
  • Page 307 *2: When 1/3 bias is selected *3: When 1/4 bias is selected *4: When OSC3 CR oscillator is selected *5: When OSC3 crystal/ceramic oscillator is selected ( ): Do not mount components if unnecessary. Seiko Epson Corporation 24-2 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 308 Symbol Name Recommended components X'tal1 32 kHz crystal resonator C-002RX (R = 50 kW (Max.), C = 7 pF) manufactured by Seiko Epson Corporation OSC1 gate capacitor Trimmer capacitor or ceramic capacitor OSC1 drain capacitor Ceramic capacitor X’tal3 Crystal resonator...

  • Page 309: Package

    25 PACKAGE 25 Package TQFP15-128PIN (P-TQFP128-1414-0.40) (Unit: mm) INDEX 0.13 /0.23 0.09 /0.2 0° /10° /0.75 Figure 25.1 TQFP15-128PIN Package Dimensions Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL 25-1 (Rev. 1.3)

  • Page 310: Appendix A List Of Peripheral Circuit Control Registers

    WUPMD R/WP – (CLG System Clock – – Control Register) 13–12 WUPDIV[1:0] R/WP 11–10 – – 9–8 WUPSRC[1:0] R/WP 7–6 – – 5–4 CLKDIV[1:0] R/WP 3–2 – – 1–0 CLKSRC[1:0] R/WP Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-A-1 (Rev. 1.3)
  • Page 311 – – Register) (reserved) OSC1STPIE IOSCTEDIE – – OSC3STAIE OSC1STAIE IOSCSTAIE 0x4050 CLGFOUT 15–8 – 0x00 – – (CLG FOUT Control – – Register) 6–4 FOUTDIV[2:0] 3–2 FOUTSRC[1:0] – – FOUTEN Seiko Epson Corporation AP-A-2 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 312 0x4090 ITCLV8 15–11 – 0x00 – – (ITC Interrupt Level 10–8 ILV17[2:0] IR remote controller interrupt Setup Register 8) (ILVREMC_0) 7–3 – 0x00 – – 2–0 ILV16[2:0] Sound generator interrupt (ILVSNDA_0) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-A-3 (Rev. 1.3)
  • Page 313 – – RTCADJ Cleared by setting the RTCCTL.RTCRST bit to 1. RTCRST – RTCRUN 0x40c2 RTCALM1 – – – (RTC Second Alarm 14–12 RTCSHA[2:0] Register) 11–8 RTCSLA[3:0] 7–0 – 0x00 – Seiko Epson Corporation AP-A-4 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 314 0x40d0 RTCINTF RTCTRMIF Cleared by writing 1. (RTC Interrupt Flag SW1IF Register) SW10IF SW100IF 11–9 – – – ALARMIF Cleared by writing 1. 1DAYIF 1HURIF 1MINIF 1SECIF 1_2SECIF 1_4SECIF 1_8SECIF 1_32SECIF Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-A-5 (Rev. 1.3)
  • Page 315 15–8 – 0x00 – – (T16 Ch.0 Mode 7–1 – 0x00 – Register) TRMD 0x4164 T16_0CTL 15–9 – 0x00 – – (T16 Ch.0 Control PRUN Register) 7–2 – 0x00 – PRESET MODEN Seiko Epson Corporation AP-A-6 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 316: 0X41B0 Flash Controller (Flashc)

    (P0 Port Function 13–12 P06MUX[1:0] Select Register) 11–10 P05MUX[1:0] 9–8 P04MUX[1:0] 7–6 P03MUX[1:0] 5–4 P02MUX[1:0] 3–2 P01MUX[1:0] 1–0 P00MUX[1:0] 0x4210 P1DAT 15–8 P1OUT[7:0] 0x00 – (P1 Port Data 7–0 P1IN[7:0] 0x00 Register) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-A-7 (Rev. 1.3)
  • Page 317 (P2 Port Mode Select 7–0 P2SEL[7:0] 0x00 Register) 0x422e P2FNCSEL 15–14 P27MUX[1:0] – (P2 Port Function 13–12 P26MUX[1:0] Select Register) 11–10 P25MUX[1:0] 9–8 P24MUX[1:0] 7–6 P23MUX[1:0] 5–4 P22MUX[1:0] 3–2 P21MUX[1:0] 1–0 P20MUX[1:0] Seiko Epson Corporation AP-A-8 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 318 – (P4 Port Chattering 7–5 – – Filter Enable Register) 4–0 P4CHATEN[4:0] 0x00 0x424c P4MODSEL 15–8 – 0x00 – – (P4 Port Mode Select 7–5 – – Register) 4–0 P4SEL[4:0] 0x00 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-A-9 (Rev. 1.3)
  • Page 319 Register) 7–4 CLKDIV[3:0] R/WP 3–2 KRSTCFG[1:0] R/WP 1–0 CLKSRC[1:0] R/WP 0x42e2 PINTFGRP 15–8 – 0x00 – – (P Port Interrupt Flag 7–5 – – Group Register) P4INT P3INT P2INT P1INT P0INT Seiko Epson Corporation AP-A-10 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 320: 0X4300-0X431E Universal Port Multiplexer (Upmux)

    10–8 P17PERISEL[2:0] Setting Register) 7–5 P16PPFNC[2:0] 4–3 P16PERICH[1:0] 2–0 P16PERISEL[2:0] 0x4310 P2UPMUX0 15–13 P21PPFNC[2:0] – (P20–21 Universal 12–11 P21PERICH[1:0] Port Multiplexer 10–8 P21PERISEL[2:0] Setting Register) 7–5 P20PPFNC[2:0] 4–3 P20PERICH[1:0] 2–0 P20PERISEL[2:0] Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-A-11 (Rev. 1.3)
  • Page 321 Address Register name Bit name Initial Reset Remarks 0x4380 UA0CLK 15–9 – 0x00 – – (UART Ch.0 Clock DBRUN Control Register) 7–6 – – 5–4 CLKDIV[1:0] 3–2 – – 1–0 CLKSRC[1:0] Seiko Epson Corporation AP-A-12 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 322 – – (T16 Ch.1 Clock DBRUN Control Register) 7–4 CLKDIV[3:0] 3–2 – – 1–0 CLKSRC[1:0] 0x43a2 T16_1MOD 15–8 – 0x00 – – (T16 Ch.1 Mode 7–1 – 0x00 – Register) TRMD Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-A-13 (Rev. 1.3)
  • Page 323 Cleared by reading the SPI0RXD register. TBEIF H0/S0 Cleared by writing to the SPI0TXD register. 0x43ba SPI0INTE 15–8 – 0x00 – – (SPIA Ch.0 Interrupt 7–4 – – Enable Register) OEIE TENDIE RBFIE TBEIE Seiko Epson Corporation AP-A-14 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 324: 0X43C0-0X43D2 I

    I2C0RXD register. TBEIF H0/S0 Cleared by writing to the I2C0TXD register. 0x43d2 I2C0INTE 15–8 – 0x00 – – (I2C Ch.0 Interrupt BYTEENDIE Enable Register) GCIE NACKIE STOPIE STARTIE ERRIE RBFIE TBEIE Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-A-15 (Rev. 1.3)
  • Page 325 14–12 CBUFMD[2:0] Capture 0 Control 11–10 CAPIS[1:0] Register) 9–8 CAPTRG[1:0] – – TOUTMT TOUTO 4–2 TOUTMD[2:0] TOUTINV CCMD 0x5012 T16B0CCR0 15–0 CC[15:0] 0x0000 – (T16B Ch.0 Compare/ Capture 0 Data Register) Seiko Epson Corporation AP-A-16 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 326 – Status Register) CAPI1 CAPI0 UP_DOWN 0x504a T16B1INTF 15–8 – 0x00 – – (T16B Ch.1 Interrupt 7–6 – – Flag Register) CAPOW1IF Cleared by writing 1. CMPCAP1IF CAPOW0IF CMPCAP0IF CNTMAXIF CNTZEROIF Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-A-17 (Rev. 1.3)
  • Page 327 7–6 – – 5–4 CNTMD[1:0] ONEST PRESET MODEN 0x5084 T16B2MC 15–0 MC[15:0] 0xffff – (T16B Ch.2 Max Counter Data Register) 0x5086 T16B2TC 15–0 TC[15:0] 0x0000 – (T16B Ch.2 Timer Counter Data Register) Seiko Epson Corporation AP-A-18 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 328 14–12 CBUFMD[2:0] Capture 1 Control 11–10 CAPIS[1:0] Register) 9–8 CAPTRG[1:0] – – TOUTMT TOUTO 4–2 TOUTMD[2:0] TOUTINV CCMD 0x509a T16B2CCR1 15–0 CC[15:0] 0x0000 – (T16B Ch.2 Compare/ Capture 1 Data Register) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-A-19 (Rev. 1.3)
  • Page 329 H0/S0 TBEIF H0/S0 Cleared by writing to the UA1TXD register. 0x520e UA1INTE 15–8 – 0x00 – – (UART Ch.1 Interrupt – – Enable Register) TENDIE FEIE PEIE OEIE RB2FIE RB1FIE TBEIE Seiko Epson Corporation AP-A-20 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 330 (SPIA Ch.1 Control 7–2 – 0x00 – Register) SFTRST MODEN 0x5274 SPI1TXD 15–0 TXD[15:0] 0x0000 – (SPIA Ch.1 Transmit Data Register) 0x5276 SPI1RXD 15–0 RXD[15:0] 0x0000 – (SPIA Ch.1 Receive Data Register) Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-A-21 (Rev. 1.3)
  • Page 331 IR Remote Controller (REMC) Address Register name Bit name Initial Reset Remarks 0x5320 REMCLK 15–9 – 0x00 – – (REMC Clock Control DBRUN Register) 7–4 CLKDIV[3:0] 3–2 – – 1–0 CLKSRC[1:0] Seiko Epson Corporation AP-A-22 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 332 – – (LCD24A Control 7–1 – 0x00 – Register) MODEN 0x5404 LCD24TIM1 15–13 – – – (LCD24A Timing 12–8 FRMCNT[4:0] 0x02 Control Register 1) 7–6 – – COMPOS 4–0 LDUTY[4:0] 0x17 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-A-23 (Rev. 1.3)
  • Page 333 – – (LCD24A Interrupt 7–1 – 0x00 – Flag Register) FRMIF Cleared by writing 1. 0x5412 LCD24INTE 15–8 – 0x00 – – (LCD24A Interrupt 7–1 – 0x00 – Enable Register) FRMIE Seiko Epson Corporation AP-A-24 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 334 Flag Register) OVTCIF Cleared by writing 1. OVMCIF ESENBIF ESENAIF EREFIF 0x5450 RFC0INTE 15–8 – 0x00 – – (RFC Ch.0 Interrupt 7–5 – – Enable Register) OVTCIE OVMCIE ESENBIE ESENAIE EREFIE Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-A-25 (Rev. 1.3)
  • Page 335 Flag Register) OVTCIF Cleared by writing 1. OVMCIF ESENBIF ESENAIF EREFIF 0x5470 RFC1INTE 15–8 – 0x00 – – (RFC Ch.1 Interrupt 7–5 – – Enable Register) OVTCIE OVMCIE ESENBIE ESENAIE EREFIE Seiko Epson Corporation AP-A-26 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 336 Trigger/Analog Input 10–8 STAAIN[2:0] Select Register) STMD CNVMD 5–4 CNVTRG[1:0] – – 2–0 SMPCLK[2:0] 0x54a6 ADC12_0CFG 15–8 – 0x00 – – (ADC12A Ch.n0 Con- 7–2 – 0x00 – figuration Register) 1–0 VRANGE[1:0] Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-A-27 (Rev. 1.3)
  • Page 337 15–0 AD3D[15:0] 0x0000 – (ADC12A Ch.0 Result Register 3) 0x54b4 ADC12_0AD4D 15–0 AD4D[15:0] 0x0000 – (ADC12A Ch.0 Result Register 4) 0x54b6 ADC12_0AD5D 15–0 AD5D[15:0] 0x0000 – (ADC12A Ch.0 Result Register 5) Seiko Epson Corporation AP-A-28 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)
  • Page 338 OPOEN 5–1 – 0x00 OPCEN 0xffff90 Debugger (DBG) Address Register name Bit name Initial Reset Remarks 0xffff90 DBRAM 31–24 – 0x00 – – (Debug RAM Base 23–0 DBRAM[23:0] 0x00 Register) 0fc0 Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-A-29 (Rev. 1.3)

  • Page 339: Appendix B Power Saving

    • Using a crystal resonator with lower C value decreases current consumption. However, these configurations may reduce the oscillation margin and increase the frequency error, therefore, be sure to perform matching evaluation using the actual printed circuit board. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-B-1 (Rev. 1.3)

  • Page 340: Other Power Saving Methods

    • Setting the LCD voltage regulator into heavy load protection mode (LCD24PWR.HVLD bit = 1) increases current consumption. Heavy load protection mode should be set only when the display becomes unstable. Seiko Epson Corporation AP-B-2 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 341: Appendix C Mounting Precautions

    Sudden power supply fluctuations due to noise will cause malfunctions. Consider the following issues. (1) Connections from the power supply to the V and V pins should be implemented via the shortest, thick- est patterns possible. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-C-1 (Rev. 1.3)
  • Page 342 (2) Electromagnetically-induced noise from a solder iron when soldering In particular, during soldering, take care to ensure that the soldering iron GND (tip potential) has the same po- tential as the IC GND. Seiko Epson Corporation AP-C-2 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 343: Appendix D Measures Against Noise

    • Execute the resending process via software after executing the receive error handler with a parity check. For details of the pin functions and the function switch control, see the “I/O Ports” chapter. For the UART con- trol and details of receive errors, see the “UART” chapter. Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-D-1 (Rev. 1.3)
  • Page 344 %r1, 0x41b0 ; FLASHC register address ; Flash read wait cycle Xld.a %r0, 0x00 ; 0x00 = No wait ...(5) ld.b [%r1], %r0 ; [0x41b0] <= 0x00 ; ===== Main routine ========================================= Seiko Epson Corporation S1C17W22/W23 TECHNICAL MANUAL AP-E-1 (Rev. 1.3)
  • Page 345 “intXX_handler” can be used for software interrupts. (3) The program code is written in the “.text” section. (4) Sets the stack pointer. (5) Sets the number of Flash memory read cycles. (See the “Memory and Bus” chapter.) Seiko Epson Corporation AP-E-2 S1C17W22/W23 TECHNICAL MANUAL (Rev. 1.3)

  • Page 346: Revision History

    REVISION HISTORY Revision History Code No. Page Contents 412690400 New establishment 412690401 Block diagram: Figure 1.2.2 S1C17W23 Block Diagram Modified the figure (Analog input/output direction) 2-18 CLG: CLG System Clock Control Register - Bit 15 WUPMD (Old) No description (New) Notes: ... •...
  • Page 347 REVISION HISTORY Code No. Page Contents 412690402 PPORT: Reading input data from a GPIO port (Old) No description (New) Note: The PxDAT.PxINy bit retains the input port status at 1 clock before being read from the CPU. PPORT: Chattering filter function (Old) Input sampling time [second] = 2 / CLK_PPORT frequency [Hz] (Eq.6.2) (New) Input sampling time [second] = 2 to 3 / CLK_PPORT frequency [Hz] (Eq.6.2) PPORT: Px Port Interrupt Control Register...
  • Page 348 REVISION HISTORY Code No. Page Contents 412690402 WDT: WDT Control Register - Bits 3–0 WDTRUN[3:0] (Old) Since an NMI or reset may be generated immediately after running depending on the counter value, WDT should also be reset concurrently when running WDT. (New) Since a reset may be generated immediately after running depending on the counter value, WDT should also be reset concurrently when running WDT.
  • Page 349 REVISION HISTORY Code No. Page Contents 412690402 14-14 I2C: Figure 14.4.7.1 Example of Data Transfer Starting Operations in 10-bit Address Mode (Slave Mode) (Old) Operations by I2C (master mode) Operations by the external slave (New) Operations by the external master Operations by I2C (slave mode) 15-27 T16B: T16B Ch.n Interrupt Enable Register...
  • Page 350 CLK_ADC12A 24-3 Basic External Connection Diagram: Sample external components (Old) X’tal3 | Crystal resonator | CA-301 (1 MHz) manufactured by Seiko Epson Corporation (New) X’tal3 | Crystal resonator | CA-301 (4 MHz) manufactured by Seiko Epson Corporation AP-A-2 List of Peripheral Circuit Control Registers: CLG OSC3 Control Register Modified the register table (OSC3WT[2:0]: Initial = 0x6 →...
  • Page 351 REVISION HISTORY Code No. Page Contents 412690403 1-2 to 3 1.1 Features Added the following annotations to Table 1.1.1. C (I2C) *1 The input filter in I2C (SDA and SCL inputs) does not comply with the standard for removing noise spikes less than 50 ns.
  • Page 352 REVISION HISTORY Code No. Page Contents 412690403 10-3 10.4.1 SVD Control Starting detection Corrected Step 4. 4..- Set the SVDINTE.SVDIE bit to 1. 14-1 14.1 Overview Added the following description: • The input filter for the SDA and SCL inputs does not comply with the standard for removing noise spikes less than 50 ns.
  • Page 353 REVISION HISTORY Code No. Page Contents 412690403 23-9 23.9 UART (UART) Characteristics Modified the characteristics table. : Max. = 115,200 bps (V = 1.6 to 3.6 V), 57,600 bps (V = 1.2 to 1.6 V) BRT2 24-1 to 2 24 Basic External Connection Diagram Modified the figures.
  • Page 354 Phone: +86-755-3299-0588 Fax: +86-755-3299-0560 Epson Europe Electronics GmbH Riesstrasse 15, 80992 Munich, Germany Epson Taiwan Technology & Trading Ltd. Phone: +49-89-14005-0 Fax: +49-89-14005-110 15F, No. 100, Songren Rd, Sinyi Dist, Taipei City 110, Taiwan Phone: +886-2-8786-6688 Epson Singapore Pte., Ltd.

This manual is also suitable for:

S1c17w23

Table of Contents