Table of Contents
Advertisement
1.
Data transmission:
2. Synchronization:
3. Handshaking:
Logic level:
4.
5. RAM capacity:
6. Connector:
Interface timing
The figure below shows the timing for the parallel interface.
Figure 3. Interface timing
STROBE
SPECIFICATIONS
S-bit parallel
External supplied STROBE pulse
Via ACKNLG or BUSY signals
TTL level
32K bytes
57-30360 (Amphenol), 36 pin or its
equivalents .
11
I
Advertisement
Table of Contents
