Panasonic SA-AK66 Service Manual page 23

Cd stereo system
Hide thumbs Also See for SA-AK66:
Table of Contents

Advertisement

14 Terminal Function of IC's
14.1.
| PinNo. | Mark | VO |
Function
1H PDE!
[Tracking signalinput1
2 PDF!
[Tracking signalinput2
3
fvec tt [Powersupply
4 PDA!
Focus signal input terminal 1__|
5
PDB
|__| Focus signal input terminal 2
6
upp
APC ampinput
7
LD
JO CAPC amp output
BRE
JO
[RFsumming
output
9
IRIN,
[I
|[Detector's
input
|____ [Capacitor for OFTR connection __|
|____|Capacitor
for HPF amp connection,
IO [BDO output ("H" : drop out)
HW JAPC control
I [Ground
£
=f/oafoufou
@|M}]—
IC701 (AN8885SBE1) Servo Amplifier
| PinNo. | Mark | VO |
Function
115
~—*«|/RFDET
|O _ |NRFDET output ("L" : detection)
16S [PDOWN [O __[Power-downinput_
H7_ SC JOFTR—[O_—*fOFTRoutput
sid
gC
INC
COIN
ig
ENV,
OS T-ENVoutput
sid
ao.
INC
INS
a1
INC
SINC
j220CSTEN
st
[TE ampinput
Cid
23——C*d(TEOUT
[O__—*([TE ampoutput
Cd
24
[FEOUT [0
|[FE amp output
250
FEN st —[FE ampinput
26S |VREF_ [0 __[Reference voltage output
a7
[TBAL |_| Tracking balance
control
28 CFBAL[!_—_—s|Focus
balance control
14.2.
I1C702 (MN662790RSC) Servo processor/ Digital signal processor/
Digital filter/ D/A converter
SRDATA
ar supply input (for digital
circuit)
GND (for digital circuit)
Digital audio interface signal
output (Latches data at first
transition)
Microprocessor
clock signal input
Microprocessor
data signal input
Microprocessor
load signal input
Sense
signal
output
(OFT,
FESL,MAGEND,NAJEND,PO
SAD,SFG) (Not used, open)
Focus
servo
feeding
signal
output ("L" : Feed)
Tracking servo feeding signal
output ("L" : Feed)
vo |
jo.
oN
phe
3
Pet code block clock signal
a
co
=
lO NN.
Pt
MCLK
command
MDATA
command
command
SENSE
/FLOCK
/TLOCK
BLKCK
output
(BLKCKf
75Hz
during normal playback)
External clock signal input for
sub-code Q resistor
ub-code Q code output
uting input ("H" : mute)
Status signal output
(CRC,CUE,CLVS,TTSTVP,F
CLV,SQCK)
Reset signal input
1/2-diveded
clock
signal
of
crystal osscillating at MSEL =
"H" (fSMCK = 8.4672
MHz)
1/4-divided
clock
signal
of
crystal oscillating at MSEL =
"L' @SMCK = 4.2336 MHz)
Frequency Selection Terminal
H =
33.8688
MHz
L =
16.9344 MHz
MUTE
=a/a
—_/oa/o
o1 olp]—a
OO}
N}O]
oO
Traverse
drive output |
raverse drive output
Spindle motor ON output ("L"
ON)
Mark |
SROATA
oMuTE
NININM
nN wiho]—
23
| PinNo. | Mark | WO |
Function
a a
output(forced mode output)
25
ECS
Spindle
motor
drive
signal
output
(servo error signal output)
NG
26
KICK
ONG.
a7
TRD
JO"
Tracking drive output
as
FOOD
|O____—| Focus drive output
29
VREF
D/A (drive) output (TVD, ECS,
Reference voltage input
a
output
A a Esha
output
32
FE
Focus
error
signal
input
(analog input)
Tracking
error
signal
input
(analog input) _
Vibration
detection
input ("H" :detection)
Off-track signal input ("H"
track)
—_— TRCRS
Ht ==—s| Track cross signal input
/RFDET
RF detection signal input (°L"
: detection)
Dropout
signal
input ("H" :
Dropout)
LDON
Laser on signal output ("H" :
ON)
41
PLLF2
WONG
42
DSLF2
Tracking
Offset
alignment
outpul/DSL
Balance
Output
(DA Output)
43
(WVEL
ONC.
44
ARF!
RF signalinput_
45
IREF
|__| Reference current input___|
46
DRF
DSL bias terminal (Not used,
open)
DSLF
DSL loop filter terminal
PLLF
PLL loop filter terminal
VCOF
VCO loop filter terminal
50
AVDD2
Power
supply
input
(for
analog circuit)
AVSS2
=
|GND (for analog circuit)
signal
: off

Advertisement

Table of Contents
loading

Table of Contents