SCHEMATIC DIAGRAM - 5
—
:4BSIGNALLINE
=: MAIN SIGNAL LINE
a
TO
STP ANAC EINe
PANEL CIRCUIT (CP607) ON
B |
SCHEMATIC DIAGRAM-8
MAIN CIRCUIT
Dees
9 HG3GGHODGEHHGUGBODDDODOO®OO®
+9.0
F4
i rT
LN
R426 R427
i
. 3.3K 27K
84
C417 wale
——+
2
LO 1eq
1eV10 38/55
4+
he
H
y,
||
8 La
st
i
it
ia
8
oO
io i
Ailo
=
me
(3)
x8
Lie |= 5
vec
BST
THovzz0 R320
4
3 |z 3
=
C345
100K
C877 0.22
fy"
C346
¢3LIN
M62464FP
ADCONTG3
Cave ona
7
—__—}
revio_
C3
Vinee
Jsrin
DOLBY PRO-LOGIC DECODER
:
el
la
—
LTIN ||
=
Sat sao
4
WITH 6CH VP
S he |S
10220
RIN
eho oe
eS
f
16V10
a
ms AS |=
CIN
ts C350 16410
:
S
8
pSun [{T |
16V10_ C351
Asrin
VBSWIN
34
PsRIN [|||
0352 teV10
x
Oe
te
z8
ort
rswIn||[ | tev19 0353
ga55 3
33
4
Q2BAaSG GS
Ba
N
Regs
Oxo
com?
5
a
N
0
(
a
tevio.
||
—__}|
box
325
10308
NE
M5218AP
BUFFER AMP IC
R333
100
Ww
IC310
M62429FP
2CH ELECTRONIC
VOLUME IC
R449
100
C447 16V10
16.3V470
38