Panasonic SA-AK66 Service Manual page 25

Cd stereo system
Hide thumbs Also See for SA-AK66:
Table of Contents

Advertisement

14.4.
/0
be
eee mecha condition input
KEY4|t___|Key 4 input
KEY3
Key
3 input
KEY2
l____[Key 2 input
DECK2
=
=e
2
= Ss
Se
BY D
2
ee
=
fa) a © Q
J
2
2
Es
KEY1
Key 1 input
Volume
jog A-D
detection
V_JOG_AD
input
J_JOG_AD
EQ
Joy jog A-D
detection
input
ISER1
~=—|VO—*[EE__ DAT /EX! _DAT
EX1_CLK
MK_DAT
SP2_DAT
SP Latch
i: | Speana input
HG_AD1
{I
|Open/Clamp changer input
CHG_AD2
Position/Bottom
changer
input
ICHG_SWi_ [I
ICHG_Sw2 |
ECONO
transformer
control
output for economy mode
)
RESET
|-___RESET input
XCOUT
|e
Zo
XCIN,
a1
vss
a2XIN,
a3
ixOUT
aa
a
MPU beat ref output 1
MBP2
10. _—|MPU beat proof output 2
MCLK/
ae
Ee
command _ clock/tuner
PLLCK
a
CD command data/tuner PLL
MDATA/
el CD command load/tuner PLL
PLLDA
[CD
block clock input (INV)
MLD/PLLCE
Remote control input
m
me]
=
~~
eee
|
0 m
O|a"
O1O
a 2 | 3/3
Oo
Ko D |D a | nM
=./=.
| os
o1;9o
7 P=» Mya
5 |5
oO
oO cic
+l
=>
'om
oo
30 =a ®
13
aa 3 KQ re) = 3 a
= = =]=]—
N O]B]a]N
"
m
me)
x)
4.19 MHz =
clock
4.19 MHz me clock
wo
ad
FIQIBIB
= 2 INI
O Salo
= 0
| Go 2 Ol
xlx
Ls Clea
ee
ne}
LS|N
|N
bea 212
i om
fox
ol alo
Ss 219
615
PEs
Nh
"J
BLKCK
a
SYNC
DCDET 1
CDRST
DPL-LAT
LAT
Tuner signal detect input
TATUS
P_ DAT/DPL_ DAT/SP2_ CL
peana control output A
peana control output B
peana control output C
D rest switch input
egment drive output (Anode
ae
On =3
Ca
OT
1
eo drive output)
a
ae
1
al 'o|
anI!<
"" m
m|in|'o|
0 0 DAIMAIAM
ep]
m G G)
D}D
DD
Slo
7
alt
o
g
=
@O = n i= oS
Po
a4
Sigg
isis
Sirisle
O[z
~[OlQ/z
go/2
0/29
MOS
]a POoaso
soe
OES
oles
- | 918 |8/8)/8]2|s
8/0 Slo
Ale
a/e|e|s
> 2152/8
a ~IQ/o0
o3/c
x
= Dljo
|= aoals
Als
VIC
|S /2 O51+
5/0
2 lgizle
3
= a
-_
~~
mn a| | iB
iS >< 5
'hg
'9
fe)
eat =
a SW
-D
SEG20-28
REG1-9
Segment drive output (Anode
drive
output)
For
regional
setting/ function selection use
egment drive output (Anode
rive output)
egment drive output
igit drive output (Grid drive
output)
SEG29-31
2
~"
HPihi
pl
HILO[O[@/a@
1010102100]
nN
NO oe
LOM)
— CLOLOIN|
OD
Oy
hl/O/M)/+)/oO
© on)
EG32
GRD12-1
Te
7)
(-30V)
UBQ
CD subcode input (INV)
25
IC600 (M38B79MFA054) System Microprocessor
91
=~
|CHG_HALF [O _|Changer half output
92
SQCK/ST/D
Subclock
output/tuner
O
stereo/do input
CHG_CW
lO
Changer motor CW
CHG_CCW |O __|Changer motor CCW
195 ===~~~—~—«|CHG_PLGR |O _|Changer plunger output
VO
region
and function
setting
input
and
EEPROM
chip
select output
AVSS
- {Analog ground (OV)
|- __|Reference for A-D
tape
mecha
TPS
inputchrome 1/ chrome 2
Tape mecha condition input
(Half1/Mode/Photo1/Photo 2)
IN/EE_CS

Advertisement

Table of Contents
loading

Table of Contents