Toshiba D-VR3SU Service Manual page 108

Dvd video recorder/video cassette recorder
Hide thumbs Also See for D-VR3SU:
Table of Contents

Advertisement

Circuit Operating Descriptions
5) ATAPI Controller
ATAPI (ATA Packet Interface) the standard interface protocol used to connect the CD/DVD Drive to IDE inter
face. Data from the front-end is processed to back-end through this ATAPI protocol. Sanyo chip (LC98600CT-
XB0) is utilized for ATAPI interface. LC98600CT-XB0 has the following features.
!ECC and EDC correction/addition for CD-ROM data
@Subcode decoding/encoding
#Spindle servo control
$CLV/CAV servo control using ATIP data
%ATIP decoding and CRC check functions
^ Providing random EFM output for PCA use
&High-accuracy write strategy signal output enabled (CD-R 52x)
*Buffer RAM can be accessed by the microcontroller through the LC98600CT-XB0
(Built-in ATA-PI(IDE) interface (supports Ultra DMA modes 0,1, and 2)
)52x decoding speed/52x encoding speed supported with 33.8688Mhz
1Maximum transfer speed PIO mode: 16.6 MB/s (with IORDY), Ultra-DMA: 66MB/s (with DMARQ)
2User can freely set the CD main channel, C2 flag, and subcode areas in buffer RAM
3Built-in batch transfer function for transferring (CD main channel, C2 flag, etc., in a single operation)
4Built-in multi-transfer function (allows multiple blocks to be sent to the host automatically in a single
operation)
FPD,PD,I/V amp
Pick up
LD,LD Driver
Focus Actuator
Tracking Actuator
TILT Actuator
Sled
Spindle
Tray
Motor
Motor
Motor
Deck
7-8
A.chip (RIC1)
RF Signal
(AGC/EQ)
Servo Error
(FE/TE/CE/PE
SBAD/RC/TILT)
Miscellaneous
Signal
(DFT/LPP
/WOBBLE)
APC & OPC
Motor
Driver
Fig. 7-7
C.chip (CIC1)
PRML
ENDEC
WRITE
STRATEGY
D.chip (DIC1)
SERVO
Processor
ECC
Processor
MICOM (MIC1)
HOST
ATAPI chip
(ZIC1)

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

D-vr3scD-vkr3su

Table of Contents