ABB Relion 670 Series Product Manual page 40

Generator protection REG670
Version 2.2
outputs. One of the outputs is inverted. The output
signal OUT is 1 if the input signals are different and 0
if they are the same.
Configurable logic blocks Q/T
The configurable logic blocks QT propagate the time
stamp and the quality of the input signals (have suffix
QT at the end of their function name).
The function blocks assist the user to adapt the IEDs'
configuration to the specific application needs. The list
below shows a summary of the function blocks and their
features.
• ANDQT AND function block. The function also
propagates the time stamp and the quality of input
signals. Each block has four inputs and two outputs
where one is inverted.
• INDCOMBSPQT combines single input signals to group
signal. Single position input is copied to value part of
SP_OUT output. TIME input is copied to time part of
SP_OUT output. Quality input bits are copied to the
corresponding quality part of SP_OUT output.
• INDEXTSPQT extracts individual signals from a group
signal input. The value part of single position input is
copied to SI_OUT output. The time part of single
position input is copied to TIME output. The quality
bits in the common part and the indication part of
inputs signal are copied to the corresponding quality
output.
• INVALIDQT function which sets quality invalid of
outputs according to a "valid" input. Inputs are copied
to outputs. If input VALID is 0, or if its quality invalid
bit is set, all outputs invalid quality bit will be set to
invalid. The time stamp of an output will be set to the
latest time stamp of INPUT and VALID inputs.
• INVERTERQT function block that inverts the input
signal and propagates the time stamp and the quality
of the input signal.
• ORQT OR function block that also propagates the time
stamp and the quality of the input signals. Each block
has six inputs and two outputs where one is inverted.
• PULSETIMERQT Pulse timer function block can be
used, for example, for pulse extensions or limiting of
operation of outputs. The function also propagates
the time stamp and the quality of the input signal.
• RSMEMORYQT function block is a flip-flop that can
reset or set an output from two inputs respectively.
Each block has two outputs where one is inverted. The
memory setting controls if the block after a power
interruption should return to the state before the
40
GUID-0CA6511A-E8BD-416E-9B59-5C6BD98C60B7 v5
© Copyright 2017 Hitachi Power Grids. All rights reserved
interruption, or be reset. The function also propagates
the time stamp and the quality of the input signal.
• SRMEMORYQT function block is a flip-flop that can set
or reset an output from two inputs respectively. Each
block has two outputs where one is inverted. The
memory setting controls if the block after a power
interruption should return to the state before the
interruption, or be reset. The function also propagates
the time stamp and the quality of the input signal.
• TIMERSETQT function has pick-up and drop-out
delayed outputs related to the input signal. The timer
has a settable time delay. The function also
propagates the time stamp and the quality of the
input signal.
• XORQT XOR function block. The function also
propagates the time stamp and the quality of the
input signals. Each block has two outputs where one is
inverted.
Extension logic package
The logic extension block package includes additional
trip matrix logic and configurable logic blocks.
Fixed signal function block FXDSIGN
The Fixed signals function (FXDSIGN) has nine pre-set
(fixed) signals that can be used in the configuration of
an IED, either for forcing the unused inputs in other
function blocks to a certain level/value, or for creating
certain logic. Boolean, integer, floating point, string
types of signals are available.
One FXDSIGN function block is included in all IEDs.
Delay on timer with input signal integration TIGAPC
The integrator function (TIGAPC) integrates input pulses
and compares the integrated time with a settable time
delay to operate. Moreover, the time delay to reset the
output is settable in this function.
Elapsed time integrator with limit transgression and
overflow supervision TEIGAPC
The Elapsed time integrator function (TEIGAPC) is a
function that accumulates the elapsed time when a
given binary signal has been high.
The main features of TEIGAPC
• Applicable to long time integration (≤999 999.9
seconds).
• Supervision of limit transgression conditions and
overflow.
• Possibility to define a warning or alarm with the
resolution of 10 milliseconds.
1MRK 502 074-BEN M
GUID-144BAAA3-A5EF-49AF-8876-93CC5F3D0234 v1
M15322-3 v15
GUID-FF3CBB22-0089-4BA0-BFE3-FD0E5BA96490 v3
GUID-2D64874A-F266-4251-8EED-E813F40513D7 v3
Hitachi Power Grids