Table of Contents
Advertisement
IDE Header J9F1 (G)
Pin
Signal
1
IDERST (reset)
2
GND (ground)
3
ID7 (data bit 7)
4
ID8 (data bit 8)
5
ID6 (data bit 6)
6
ID9 (data bit 9)
7
ID5 (data bit 5)
8
ID10 (data bit 10)
9
ID4 (data bit 4)
10
ID11 (data bit 11)
11
ID3 (data bit 3)
12
ID12 (data bit 12)
13
ID2 (data bit 2)
14
ID13 (data bit 13)
15
ID1 (data bit 1)
16
ID14 (data bit 14)
17
ID0 (data bit 0)
18
ID15 (data bit 15)
19
GND (ground)
20
KEYED (pin
missing)
T e c h n i c a l I n f o r m a t i o n
Pin
Signal
21
IDEDRQ (DMA request 3)
22
GND (ground)
23
IDEIOW (I/O write)
24
GND (ground)
25
IDEIOR (I/O read)
26
GND (ground)
27
CHRDY (I/O channel ready)
28
SPSYNC (address latch
enable)
29
IDEDAK (DMA acknowledge 3)
30
GND (ground)
31
IDEIRQ14 (interrupt request 14)
32
IDEIO16 (I/O channel size 16)
33
IDESA1 (address bit 1)
34
PDIAG
35
IDESA0 (address bit 0)
36
IDESA2 (address bit 2)
37
IDECSO (host chip select 0)
38
IDECS1 (host chip select 1)
39
IDEHDACT/DRVPRES (disk
activity/drive present)
40
GND (ground)
OWNER'S HANDBOOK 5-25
Advertisement
Table of Contents
