Ordering Information; Block Diagram - Philips PDIUSBD12 Product Data

Usb interface device with parallel bus
Hide thumbs Also See for PDIUSBD12:
Table of Contents

Advertisement

Philips Semiconductors

4. Ordering information

Table 2:
Ordering information
Packages
Temperature range
−40 °C to +85 °C
28-pin plastic SO
−40 °C to +85 °C
28-pin plastic TSSOP

5. Block diagram

9397 750 09238
Product data
Table 1:
Pin description
[1]
Symbol
Pin
Type
V
27
P
OUT3.3
A0
28
I
[1]
O2 : Output with 2 mA drive
OD4: Output Open Drain with 4 mA drive
OD8: Output Open Drain with 8 mA drive
IO2: Input and Output with 2 mA drive
O4 : Output with 4 mA drive.
Outside North America
PDIUSBD12 D
PDIUSBD12 PW
This is a conceptual block diagram and does not include each individual signal.
Fig 2. Block diagram.
Rev. 08 — 20 December 2001
USB interface device with parallel bus
...continued
Description
3.3 V regulated output. To operate the IC at 3.3 V, supply a
3.3 V to both V
and V
CC
OUT3.3
Address bit. A0 = 1 selects command instruction; A0 = 0 selects
the data phase. This bit is a don't care in a multiplexed address
and data bus configuration and should be tied HIGH.
North America
PDIUSBD12 D
PDIUSBD12PW DH
PDIUSBD12
pins.
Pkg. Dwg. #
SOT136-1
SOT361-1
© Koninklijke Philips Electronics N.V. 2001. All rights reserved.
4 of 35

Advertisement

Table of Contents
loading

Table of Contents