Advertisement
Pin Name
Pin Name
Signal Description
ADOR{31}
10
High
address bus
DATA[19]
10
High | data bus
ADOR{30}
10
High | address bus
DATA[18}
10
High | data bus
VOD
DATAI17]
10 | High | data bus
156 | ADDA[29]
10 | High | address bus
DATA(16]
10 | High | data bus
157 | ADDR(28)
10
High | address bus
voo
158 | ADDA(27]
10 | High | address bus
DATAI15]
10 | High | data bus
159 | GNOS
DATA(14]
10 | High | data bus
160 | ADDAI26]
10 | High | address bus
DATA(13]
10 | High | data bus
161 | ADDAI25}
10 | High | address bus
DATAL12]
10 | High | data bus
162 | VOD3
DATA]
10 | High | data bus
763 | ADDA(24]
GND
164 | GND
224 | DATA[10]
10
High | data bus
165 | ADOR(23]
225 | DATAIS]
10
High | data bus
166 | ADDR[22}
226 | GND2
167 | AODAI21}
DATAIS]
10 | High | data bus
168 | ADDA(20}
228 | DATA{7]
10
High | data bus
169 | ADOA[19]
229 | DATAI6)
10 | High | data bus
170 | VDD
230 | VOD
171 | ADDR{18)
231 | DATA(S)
ile}
High | data bus
172 | ADDR(17]
232 | DATA(4)
10 | High | data bus
[173 | ADDAIT6)
DATAI3]
10 | High | data bus
| 174 | ADDAI15}
DATAI2}
High | data bus
ADDAIt4)
GND2
High | data bus
GNO
High | data bus
ADDAT13)
179 | ADDA[12}
Low | 'rom
chip select
180 | ADDA(1i)
and output
181 | ADDAT10}
enable, bank1*
182 | ADOR(S}
ROMCS_L{O}
Low | 'rom chip select
183 | ADDA(S]
and output
enable, bankO'
184 | ADDR(7]
=
5
© | High | 'arm processor
185 | VOD
clock, 20mhz*
186 | ADOR(6]
© | High | 'arm bus interface
187 | ADOR(S]
clacke.4Ombz!
188 | ADOR(4]
Gi
Vatew d asanowa
189 | GND
priority interrupt
190 | ADOR(3]
191 | ADOR/2}
fe)
Low | armhigh priority
192 | LSITEST_PO
interrupt
193 | LSITEST_TN
T | Low | isitest input (tr-
© | tow | anmreset
state ail pins)
© | High | arm address latch
194 [GNO
I
enable
195 | ADOR1]
10 | High | address bus
196 | ADDA(O}
10 | High | address bus
© | High | arm bus and
197 | DATA(31]
10 | High | data bus
control signal
198 | GNO2
ee
199 | DATA(SO}
10_| High | data bus
10 | High
heaps
a0 PRIA
10 | High | data bus
iitiancs
202 | DATA[28]
10 | High | data bus
2
We
Raacnae
203 | DATA[27]
10 | High | data bus
low byte)
204 | DATA[26]
10 | High | data bus
10 | High | arm interlocked
205 | DATAI25]
10 | High | data bus
bus transaction
206 | VOD
|
T | Low | anmmemory
207 | DATA[24]
10 | High | data bus
|
request indication
208 | DATA[23]
10 | High | data bus
|
© | High | arm illegal access
209 | DATA[22}
10 | High | data bus
a
210 | DATA[21}
10 | High | data bus
© | Low | ald converter
211 | GND
t
conversion start
[212 | DATA(20]
10 | High | databus
|
Advertisement
