Hitachi SH7760 Solution Engine2 Overview page 34

Table of Contents

Advertisement

Pin
Memory card
Signal name I/O
35
GND
-
36
CD1#
O
37
D11
I/O
38
D12
I/O
39
D13
I/O
40
D14
I/O
41
D15
I/O
42
CE2#
I
43
VS1#
O
44
RFU
-
45
RFU
-
46
A17
I
47
A18
I
48
A19
I
49
A20
I
50
A21
I
51
Vcc
-
52
VPP2
-
53
A22
I
54
A23
I
55
A24
I
56
A25
I
57
VS2#
O
58
RESET
I
59
WAIT#
O
60
RFU
-
61
REG#
I
62
BVD2
O
63
BVD1
O
64
D8
I/O
65
D9
I/O
66
D10
I/O
67
CD2#
O
68
GND
-
Table 5.1(2) PC Card Interface Connector Signal Pins
Function
Gorund
Card detection
Data bit 11
Data bit 12
Data bit 13
Data bit 14
Data bit 15
Card enable
V oltage sense
Reserved
Reserved
Address bit 17
Address bit 18
Address bit 19
Address bit 20
Address bit 21
Supply voltage
Programmed supply voltage VPP2
Address bit 22
Address bit 23
Address bit 24
Address bit 25
V oltage sense
Card reset
Bus cycle extension
Reserved
Register selection
Battery voltage detection
Battery voltage detection
Data bit 8
Data bit 9
Data bit 10
Card detection
Ground
I/O card
Signal name I/O
Function
GND
-
Gorund
CD1#
O
Card detection
D11
I/O
Data bit 11
D12
I/O
Data bit 12
D13
I/O
Data bit 13
D14
I/O
Data bit 14
D15
I/O
Data bit 15
CE2#
I
Card enable
VS1#
O
V oltage sense
IORD#
I
I/O read
IOWR#
I
I/O write
A17
I
Address bit 17
A18
I
Address bit 18
A19
I
Address bit 19
A20
I
Address bit 20
A21
I
Address bit 21
Vcc
-
Supply voltage
-
Programmed supply voltage
A22
I
Address bit 22
A23
I
Address bit 23
A24
I
Address bit 24
A25
I
Address bit 25
VS2#
O
V oltage sense
RESET
I
Card reset
WAIT#
O
Bus cycle extension
INPACK# O
Input port response
REG#
I
Register selection
SPKR#
O
Audio digital waveform
STSCHG# O
Card status change
D8
I/O
Data bit 8
D9
I/O
Data bit 9
D10
I/O
Data bit 10
CD2#
O
Card detection
GND
-
Ground
31

Advertisement

Table of Contents
loading

Table of Contents