References - Motorola Digital DNA DSP56F807 Hardware User Manual

Evaluation module
Table of Contents

Advertisement

JTAG
Joint Test Action Group. A bus protocol/interface used for test and
debug.
LQFP
Low profile Quad Flat Pack
MPIO
Multi Purpose Input and Output Port on Motorola's Family of DSPs.
Shares package pins with other peripherals on the chip and can function
as a GPIO.
TM
OnCE
On-Chip Emulation, a debug bus and port created by Motorola to enable
designers to create a low-cost hardware interface for a professional
quality debug environment.
PCB
Printed Circuit Board
PLL
Phase Locked Loop
PWM
Pulse Width Modulation
RAM
Random Access Memory
ROM
Read Only Memory
SCI
Serial Communications Interface
SPI
Serial Peripheral Interface Port on Motorola's Family of DSPs
SRAM
Static Random Access Memory
UART
Universal Asynchronous Receiver/Transmitter

References

The following sources were referenced to produce this manual:
[1] DSP56800 Family Manual, Motorola
[2] DSP56F807 Digital Signal Processor User's Manual, Motorola
[3] DSP56F807 Digital Signal Processor Technical Data, Motorola
[4] CiA Draft Recommendation DR-303-1, Cabling and Connector Pin
Assignment, Version 1.0, CAN in Automation
[5] CAN Specification 2.0B, BOSCH or CAN in Automation
Preface
xi

Advertisement

Table of Contents
loading

Table of Contents