Memory Breakpoint Control Field Definition - Motorola Freescale Semiconductor M-Core MMC2001 Reference Manual

0 = Memory breakpoint B occurrence causes assertion of a breakpoint condition
1 = Memory breakpoint B occurrence causes a freeze of PC FIFO from further
updates and no breakpoint assertion
RCB, RCA — Memory Breakpoint B, A Range Control
These control bits condition enabled memory breakpoints. They condition whether
memory breakpoint matches will occur when a memory address falls either within the
range defined by memory base address and mask, or outside the range.
0 = Condition breakpoint on access within range
1 = Condition breakpoint on access outside of range
BCB, BCA — Memory Breakpoint B, A Control
These control bits enable memory breakpoints and qualify the access attributes to
select whether the breakpoint match will be recognized for read, write, or instruction
fetch (program space) accesses. These bits are cleared on test logic reset. See Table
C-22 for the definition of the BCA and BCB fields.
Table C-22 Memory Breakpoint Control Field Definition
BC4 BC3 BC2
0 0 0
0 0 0
0 0 0
0 0 0
0 0 1
0 0 1
0 0 1
0 0 1
0 1 x
1 0 0
1 0 0
1 0 0
1 0 0
1 0 1
1 0 1
1 0 1
1 0 1
1 1 0
1 1 0
1 1 0
1 1 0
1 1 1
1 1 1
1 1 1
1 1 1
MMC2001
REFERENCE MANUAL
All manuals and user guides at all-guides.com
Freescale Semiconductor, Inc.
BC1 BC0
0 0 Breakpoint disabled
0 1 Qualify match with any access
1 0 Qualify match with any instruction access
1 1 Qualify match with any data access
0 0 Qualify match with any change of flow instruction access
0 1 Qualify match with any data write
1 0 Qualify match with any data read
1 1 Reserved
x x Reserved
0 0 Reserved
0 1 Qualify match with any user access
1 0 Qualify match with any user instruction access
1 1 Qualify match with any user data access
0 0 Qualify match with any user change of flow access
0 1 Qualify match with any user data write
1 0 Qualify match with any user data read
1 1 Reserved
0 0 Reserved
0 1 Qualify match with any supervisor access
1 0 Qualify match with any supervisor instruction access
1 1 Qualify match with any supervisor data access
0 0 Qualify match with any supervisor change of flow access
0 1 Qualify match with any supervisor data write
1 0 Qualify match with any supervisor data read
1 1 Reserved
PROGRAMMING REFERENCE
For More Information On This Product,
Go to: www.freescale.com
Description
MOTOROLA
C-49