Module Control Register (Mdcr) - Hitachi HIDIC EH-150 Applications Manual

Programable controller; ethernet module(eh-eth)
Hide thumbs Also See for HIDIC EH-150:
Table of Contents

Advertisement

Module Control Register (MDCR)

Bit
15
14
+0
Bit 15-4: Reserved
These bits are reserved. Please set "0" always.
Bit 3: Automatic Sending/Receiving enable bit (AEN)
To specify whether Automatic Sending/Receiving function is used or not.
Bit3: AEN
0
Request to disable Automatic Sending/Receiving function.
1
Request to enable Automatic Sending/Receiving function.
The confirmation of this bit control can be confirmed referring ATR bit of Module Status Register (MDSR) bit2.
Bit 2: Request bit to confirm existence of the module (IAV)
This bit is used when to confirm this module is alive or not. The value specified this bit is reflected to AVR bit of
Module Status Register(MDSR) bit3. If the set value is not reflected to AVR, some problem may be happen in this
module. If this bit programmed to set by user ladder diagram, the value of this bit will not be reflected without
starting run of CPU module.
Bit2: IAV
0
Request to clear the existence response bit (AVR) of status area.
1
Request to set the existence response bit (AVR) of status area.
Bit 1: I.ERR LED indication/Clear bit (EC1)
This bit is used to turn I.ERR LED off. And also this bit clear IERR bit of Module Status Register bit1.
Bit1: EC1
0
Nothing is done.
1
Request to turn I.ERR LED off and clear IERR bit to "0".
Bit 0: ERR LED indication/Clear bit (EC0)
This bit is used to turn ERR LED off. And also this bit clear ERR bit of Module Status Register bit0.
Bit0: EC0
0
Nothing to done.
1
Request to turn ERR LED off and clear ERR bit to "0".
13
12
11
10
9
8-7
Chapter 8 Register Structure
8
7
6
5
4
Description
Description
Description
Description
3
2
1
0
AEN IAV
EC1
EC0
(Initial set)
(Initial set)
(Initial set)
(Initial set)

Advertisement

Table of Contents
loading

Table of Contents