Mitsubishi Electric MELSEC Q Series Handbook page 204

7
REPLACEMENT OF PROGRAM
Character display instruction
Comment display instruction
Annunciator reset instruction
Local station data read
Local station data write
Master control set, reset
16-bit data transfer
Operation result pop
Operation result push
Operation result read
BIN 16-bit data 2's complement
FOR to NEXT instruction
No operation (NOP, NOPLF)
Parallel connection
BIN 16-bit data comparison
Ladder block parallel connection
BIN 32-bit data comparison
Parallel connection
OUT instruction
Trailing edge output
Leading edge output
Print ASCII code instruction
Print comment instruction
Left rotation of 16-bit data
Right rotation of 16-bit data
Return from subroutine program
Remote I/O station data read
Read from automatic updating buffer memory
Read from intelligent device station buffer memory
(with handshake)
Read from intelligent device station buffer memory
Write to intelligent device station buffer memory (with
handshake)
Write to automatic updating buffer memory
Write to intelligent device station buffer memory
Network parameter setting
Automatic refresh parameter setting
*1 The high-speed timer or retentive timer can also be converted according to the parameter setting.
7
- 17
Description
AnSCPU QnUCPU
Instruction name Instruction name Conversion
LEDA OUT SM1255
LEDB OUT SM1255
LEDC OUT SM1255
LEDR LEDR
LRDP OUT SM1255
LWTP OUT SM1255
MC MC
MCR MCR
MOV MOV
MOVP MOVP
MPP MPP
MPS MPS
MRD MRD
NEG NEG
NEGP NEGP
NEXT NEXT
NOP NOP
NOPLF NOPLF
OR OR
OR< OR<
OR<= OR<=
OR<> OR<>
OR= OR=
OR> OR>
OR>= OR>=
ORB ORB
ORD< ORD<
ORD<= ORD<=
ORD<> ORD<>
ORD= ORD=
ORD> ORD>
ORD>= ORD>=
ORI ORI
OUT OUT
PLF PLF
PLS PLS
PR OUT SM1255
PRC OUT SM1255
RCL RCL
RCLP RCLP
RCR RCR
RCRP RCRP
RET RET
RFRP OUT SM1255
RIFR OUT SM1255
RIRCV OUT SM1255
RIRD OUT SM1255
RISEND OUT SM1255
RITO OUT SM1255
RIWT OUT SM1255
RLPA OUT SM1255
RRPA OUT SM1255
Reference

Section 7.2.3 (3)

Section 7.2.3 (3)

Section 7.2.3 (3)


Section 7.2.3 (3)

Section 7.2.3 (3)



























*1




Section 7.2.3 (3)

Section 7.2.3 (3)
 Section 7.7.8
 Section 7.7.8
Section 7.7.8

 Section 7.7.8


Section 7.2.3 (3)

Section 7.2.3 (11)

Section 7.2.3 (11)

Section 7.2.3 (11)

Section 7.2.3 (11)

Section 7.2.3 (11)

Section 7.2.3 (11)

Section 7.2.3 (11)

Section 7.2.3 (11)