Download Print this page

Toshiba TC32306FTG Manual page 74

Single-chip rf transceiver for low-power systems

Advertisement

[D1] NIR_L1
When to use NIR filter (h'10[D1]NIR_Fil_en = "1") and Delay Detection (h'10[D0]Sel_Det = "0"), set this register "1".
When to use NIR filter (h'10[D1]NIR_Fil_en = "1") and Pulse Count Detection (h'10[D0]Sel_Det = "1"), set this register "0".
[D0]NIR_L0
When to use NIR filter (h'10[D1]NIR_Fil_en = "1"), set this register "0".
6.10.21 h'1D AutoOff Type B Setting
D7
Name
Ontime7
Initial
0
Type
R/W
[D7:D0]Ontime7..0 [Duration]
When to set AutoOff Type B (h'10[D4]AutoOffB_en = "1"), this setting is valid.
Set value of timer period till the function of AutoOff Type B starts to operate. TC32306FTG will move to Battery Saving after the
value of timer period is passed, if this IC will not find "Signal Detection" after the boot sequence.
- Setting Range
[D7:D0] = 0 - 255 (b'00000000 - b'11111111)
Initial Value: 0 (b'00000000)
Maximum: 275.6ms(b'00000000)
Minimum: 0ms(b'00000001)
* The Maximum & Minimum value of timer periods depend on 30.32MHz Reference Clock Frequency.
- Way of setting
n: Setting value of register:[D7:D0]Ontime7..0
Setting value of timer period: toff = 2
Setting value of timer period: toff = 2
fosc: Reference Clock Frequency (30.32MHz)
Notice:
To be valid the setting of timer period, move TC32306FTG status from Battery Saving / Standby to Run after the register setting.
The setting of timer period will be valid after the next moving from Battery Saving / Standby to Run, if the register setting will be
described after the moving to Run. In EEPROM Mode, this register cannot be changed from the initial value.
6.10.22 h'1E Signal Detect and Lock Detect Monitors
D7
Name
Lock_DET
DRSSI_DET Noise_DET
Type
R
[D7]Lock_DET [Lock Detect Signal Monitor]
The status of PLL lock.
0: Unlocked
1: Locked
[D6]DRSSI_DET [RSSI Detection]
0: During the detection / Disable
1: Detected (RSSI_DET_out Signal = "H")
Table 6-76 Register (h'1D)
D6
D5
Ontime6
Ontime5
Ontime4
0
0
R/W
R/W
15
/fosc×(n-1) (except n = 0)
15
/fosc×255 (n = 0)
Table 6-77 Register (h'1E)
D6
D5
Pre_DET
R
R
D4
D3
D2
Ontime3
Ontime2
0
0
R/W
R/W
R/W
D4
D3
D2
-
R
R
74
TC32306FTG
D1
D0
Ontime1
Ontime0
0
0
0
R/W
R/W
D1
D0
-
-
-
R
R
R
2015-10-01

Advertisement

loading