Hitachi AP1 Data Book page 198

4-bit single-chip microcomputer
Table of Contents

Advertisement

LCD-IV------------------------------------------------------------------
SED, AED SEDD, [
AEDD Instruc·
tion
TO Instruction [
-
One I nstruction Cycle
/'
"
On Set/Aeset
Instruction
DnlLSI pin)
On Test
~
Instruction
.f]....
On Sampling
~
Pulse
Figure 15 Timing Chart of Discrete I/O
• Data
I/O
(R
Terminal)
Table 6 Data I/O for the LCD-IV
1/0
common channel
A1, A2 12 channels)
Input channel
AO
11 channell
Output channel
A3
11 channell
Total
4 channels
INOTE)
In addition to the above, A4, A5 and A6 are provided as
register setting liquid crystal display mode. In these registers,
there is no terminal and exists only data
1/0
register each,
which controls liquid crystal display mode. Data is transferred
to A4, A5 and A6 by LAA or LAB instruction, same as data
transfer to data
1/0
registers of A1, A2 and A3. For details of
R4, R5 and R6, refer to LIQUID CRYSTAL DISPLAY.
Input
,..----~
I
I
I
2'-... :
- - - 0
R
}
To
I
22
lOR::
A, B I R O Channel
Register: 2'
0
R o ,
:~
t
o
Roo
I.. ___
..I
Output
ROM
paltern
orda"
r -----
----~
4·bit register (data I/O register) each is attached to an I/O
common channel and output channel. No register is attached
to input channel. Addressing to all channels is performed by
programs (addressed by operands in instructions).
Figure 16 shows the block diagram of each channel.
(
So,;.1 segment
01,,101
Latch clock
Display
ICll1
Oat.
S,hift clock
(Cl
l
l
Ahernatlng
slW'.IIMI
0.,. ( ::
2'
2"
Output
-
-
----
--,
I
I
,
~
-+-----------
-r
J
Set
all bits to
I
;~~~~~~~set
:
2'
21 21 2) :
L ______ .J
Gate for exchanging the output registe,
signal and the displav dll',
Signal
according
to the content of Ru
To A ,nd B register
Ru
=
"1"
dlitil/O rqil1er
signa1
Output
ROM
pattern or data
r ----------
I
I
Rn
=
"0"
Disptly dlt.
sign.'
Ru
)
,,-~
Roo
Ru
Roo
Input
u
(~: I~:>o-i------O' ~~
}
"'-~
(
~
(
~
I
I
:::
} R2c1oonllOI
it--C>c>+-~I_t-<J
RIO
!3--I~~H+-t---o
RIO
L--t------ J
Set.1I bits
to "',.
by reset function.
Figure 16 Data I/O Block Diagram
196
r - -
' 1
Input
Set.1I
bits to ",..
I
2'
21 21 21 :
by
r . . t function.
L ______
J
To A.nell regi .....

Advertisement

Table of Contents
loading

Table of Contents