Sony HKC-7080 Installation And Maintenance Manual page 57

Ccd modification unit for sony hdc-700
Table of Contents

Advertisement

LC35256DT-10-TLM (SANYO)
C-MOS 256 K (32,768 x 8)-BIT SRAM
—TOP VIEW—
OE
22
IN
A11
23
IN
A9
24
IN
A8
25
IN
A13
26
IN
WE
27
IN
28
V
DD
A14
1
IN
A12
2
IN
A7
3
IN
A6
4
IN
A5
5
IN
A4
6
IN
A3
7
IN
A0 - A14
10
A0
CE
9
A1
I/O1 - I/O8
8
A2
OE
7
11
A3
I/O1
WE
6
12
A4
I/O2
5
13
A5
I/O3
4
15
A6
I/O4
CE
3
16
A7
I/O5
1
25
17
A8
I/O6
0
24
18
A9
I/O7
0
21
19
A10
I/O8
0
23
A11
0
; LOW LEVEL
2
A12
1
; HIGH LEVEL
26
A13
x
; DON'T CARE
1
A14
OE
WE
CE
22
27
20
1
A14
ROW
26
A13
DECODER
2
A12
23
A11
24
A9
BUFFER
25
A8
3
A7
MEMORY
4
MATRIX
A6
5
512 x 512
A5
21
A10
6
A4
7
I/O GATE
A3
BUFFER
COLUMN
8
A2
DECODER
9
A1
10
A0
22
OE
BUFFER
27
WE
20
CE
HKC-7080
GND
: ADDRESS INPUTS
: CHIP ENABLE INPUT
: DATA INPUTS/OUTPUTS
: OUTPUT ENABLE INPUT
: WRITE ENABLE INPUT
OE
WE
MODE
I/O TERMINAL
x
x
NOT SELECT
HIGH IMPEDANCE
1
1
OUTPUT DISABLE
HIGH IMPEDANCE
0
1
READ
OUTPUT DATA
x
0
WRITE
INPUT DATA
19
I/O8
18
I/O7
17
I/O6
16
I/O
I/O5
15
BUFFER
I/O4
13
I/O3
12
I/O2
11
I/O1
MB88346BPFV (FUJITSU)
MB88346BPFV-EF
C-MOS 8-BIT D/A CONVERTER
—TOP VIEW—
21
A10
IN
1
20
GND
GND
CE
20
IN
AO3
2
19
OUT
19
I/O8
AO4
3
18
OUT
18
I/O7
AO5
4
17
OUT
17
I/O6
AO6
5
16
OUT
16
I/O5
AO7
6
15
OUT
15
I/O4
AO8
7
14
OUT
14
AO9
8
13
OUT
13
I/O3
AO10
9
12
OUT
12
I/O2
10
V
V
11
DD
CC
11
I/O1
10
A0
IN
AO1 - AO12
: 8-BIT D/A OUTPUTS
9
A1
CK
: CLOCK INPUT
IN
DI
: SERIAL DATA INPUT
8
A2
DO
: DATA OUTPUT
IN
LD
: DATA LOAD CONTROL INPUT (H : LOAD)
8
D0
D1
D2
17
DI
D3
D4
D5
D6
16
D7
CK
D8
D9
ADDRESS
D10
DECODER
D11
15
LD
MC74ACT08MEL (MOTOROLA)
TC74ACT08F (TOSHIBA)
C-MOS QUAD 2-INPUT AND GATES
—TOP VIEW—
14
13
12
11
10
9
V
DD
1
2
3
4
5
6
MC74ACT125MEL (MOTOROLA)
C-MOS BUS BUFFER GATES WITH 3-STATE OUTPUT
—TOP VIEW—
14
13
12
11
10
9
V
DD
1
2
3
4
5
6
18
AO1
19
AO2
2
AO3
AO2
OUT
3
AO4
4
AO5
AO1
OUT
17
5
D1
AO6
6
AO7
DI
IN
7
AO8
8
AO9
CK
IN
9
AO10
12
AO11
LD
IN
13
AO12
16
DO
OUT
14
DO
LD
AO12
15
OUT
AO11
OUT
8-BIT
8
8-BIT
8
+
R-2R
LATCH
_
D/A CONV
8-BIT
8
8-BIT
8
+
R-2R
LATCH
_
D/A CONV
12
8
A
A
Y =
Y
B
B
A
B
Y = A • B =
+
A
B
Y
GND
0
0
0
7
0
1
0
1
0
0
0
: LOW LEVEL
1
1
1
1
: HIGH LEVEL
G
8
A
Y
G
A
Y
0
0
0
0
1
1
1
x
HI-Z
GND
0
: LOW LEVEL
7
1
: HIGH LEVEL
x
: DON'T CARE
HI-Z
: HIGH IMPEDANCE
IC
13
AO12
18
AO1
14
DO
5-7

Advertisement

Table of Contents
loading

Table of Contents