Download Print this page

Sharp SL-5500 Service Manual page 13

Personal mobile tool
Hide thumbs Also See for SL-5500:

Advertisement

PC-UM10M
(6) HARDWARE INTERFACE
TC35143AF
TELOP
TELON
TELIP
TELIN
VBO1P
VBO1N
Hand-set
VBI1P
VBI1N
Microphone
VBI2P
VBI2N
VBO2P
Speaker
VBO2N
Digital
power
DVDD1 to
supply
DVDD2
DVSS1 to
Digital
DVSS2
grand
Analog
power
supply
AVDD1 to
AVDD2
Analog
AVSS1 to
grand
AVSS2
CVSS1 to
CVSS2
VREF
GPIO[9:0]
2-3. 256Mbit SDRAM (K4S561633C-RL75)
(1) DESCRIPTION
The K4S561633C is 268, 435, 456 bits synchronous high data rate
Dynamic RAM organized as 4 x 4, 196, 304 words by 16 bits, fabricated
with SAMSUNG's high performance CMOS technology. Synchronous
design allows precise cycle control with the use of system clock and I/O
transactions are possible on every clock cycle. Range of operating fre-
quencies, programmable burst length and programmable latencies
allow the same device to be useful for a variety of high bandwidth, high
performance memory system applications.
SIB master processor
SCLK
SSYNC
SIB
I/F
SDIN
SDOUT
IRQ
-RST
TEST1
TEST2
TSPY
Touch
TSPX
Screen
TSMY
TSMX
System
AIN0
Analog signal
AIN1
Main Battery
AIN2
Power
Backup Battery
Supply
AIN3
NCU control
Relay
Detection
ON/OFF
of telephone
line
SL-5500 HARDWARE DESCRIPTION
(2) PIN CONFIGURATION
9
8
A
B
C
D
E
F
G
H
J
1
2
A
VSS
DQ15
B
DQ14
DQ13
C
DQ12
DQ11
D
DQ10
DQ9
E
DQ8
NC
F
UDQM
CLK
G
A12
A11
H
A8
A7
J
VSS
A5
(3) PIN FUNCTION
Pin Name
CLK
CS
CKE
A0~A12
BA0~BA1
RAS
CAS
WE
L (U) DQM
DQ0~15
VDD/VSS
VDDQ/VSSQ
2-4. 64Mbit FLASH MEMORY (LF28F640BX)
(1) DESCRIPTION
The LH28F640BX series page-mode dual-work flash memory has the
following features.
• Dual work function
• Settable partition configuration
• Page buffer program
• Data protection function for each block and full-block lock function at
power-on.
• 8-word OTP (One Time Program) block
• Low power consumption
• Parameter block configuration
– 12 –
7
6
5
4
3
2
1
54Ball (6 x 9) CSP
3
7
8
VSSQ
VDDQ
DQ0
VDDQ
VSSQ
DQ2
VSSQ
VDDQ
DQ4
VDDQ
VSSQ
DQ6
VSS
VDD
LDQM
CKE
CAS
RAS
A9
BA0
BA1
A6
A0
A1
A4
A3
A2
Pin Function
System Clock
Chip Select
Clock Enable
Address
Bank Select Address
Row Address Strobe
Column Address Strobe
Write Enable
Data Input/Output Mask
Data Input/Output
Power Supply/Ground
Data Output Power/Ground
9
VDD
DQ1
DQ3
DQ5
DQ7
WE
CS
A10
VDD

Advertisement

loading