Shared Device List For Safety Signal Comparison - Mitsubishi Electric MELSEC Q Series Programming Manual

Motion controller
Hide thumbs Also See for MELSEC Q Series:
Table of Contents

Advertisement

4 DEDICATED DEVICES

4.3.1 Shared device list for safety signal comparison

Table 4.3 Shared device list for safety signal comparison
Signal types
Safety signal module1 input status
1
Safety signal module2 input status
Safety signal module3 input status
Safety signal module1 input error
2
Safety signal module2 input error
Safety signal module3 input error
Safety signal module1 output status
3
Safety signal module2 output status
Safety signal module3 output status
Safety signal module1 output error
4
Safety signal module2 output error
Safety signal module3 output error
5
Safety signal comparison status 2
Safety signal comparison activity check
6
information
7
Safety signal comparison status
Multiple CPU shared device address
8
for safety observation
9
Safety signal mismatch allowance time
PLC CPU side safety signal module1
start device No.
PLC CPU side safety signal module2
10
start device No.
PLC CPU side safety signal module3
start device No.
11 The number of safety signal module
(Note-1):
(Note-2):
PLC CPU side
(Note-1)
I/O device
X +00 to X +0F
X +10 to X +1F
X +00 to X +0F
X +10 to X +1F
X +00 to X +0F
X +10 to X +1F
Y +0A to Y +0F
Y +1A to Y +1F
Y +0A to Y +0F
Y +1A to Y +1F
Y +0A to Y +0F
Y +1A to Y +1F
is the setting value of start device number for safety signal comparison parameter. (for each module)
is Multiple CPU shared device start address of safety signal comparison parameter.
Device numbers are for when PLC CPU is CPU No.1, and Motion CPU is CPU No.2
Device No.
Multiple CPU
(Note-2)
shared device
U3E0\G +00
U3E0\G +01
U3E0\G +02
U3E0\G +03
U3E0\G +04
U3E0\G +05
U3E0\G +10
U3E0\G +11
U3E0\G +12
U3E0\G +13
U3E0\G +14
U3E0\G +15
U3E0\G +20
U3E0\G +21
U3E0\G +22
U3E0\G +24
U3E0\G +25
U3E0\G +26
U3E0\G +29
U3E0\G +30
U3E0\G +31
U3E0\G +32
U3E0\G +33
U3E0\G +34
U3E0\G +35
U3E0\G +36
U3E0\G +38
4 - 5
Motion CPU side
Multiple CPU
(Note-1)
I/O device
shared device
X +00 to X +0F
U3E1\G +00
X +10 to X +1F
U3E1\G +01
X +00 to X +0F
U3E1\G +02
X +10 to X +1F
U3E1\G +03
X +00 to X +0F
U3E1\G +04
X +10 to X +1F
U3E1\G +05
U3E1\G +10
U3E1\G +11
U3E1\G +12
U3E1\G +13
U3E1\G +14
U3E1\G +15
Y +0A to Y +0F
U3E1\G +20
Y +1A to Y +1F
Y +0A to Y +0F
U3E1\G +21
Y +1A to Y +1F
Y +0A to Y +0F
U3E1\G +22
Y +1A to Y +1F
U3E1\G +24
U3E1\G +25
U3E1\G +26
U3E1\G +29
U3E1\G +30
U3E1\G +31
U3E1\G +32
U3E1\G +33
U3E1\G +34
U3E1\G +35
U3E1\G +36
U3E1\G +38
(Note-2)

Advertisement

Table of Contents
loading

Table of Contents