Mitsubishi Electric Melsec iQ-R Series User Manual page 140

Hart-enabled analog-digital converter module
Hide thumbs Also See for Melsec iQ-R Series:
Table of Contents

Advertisement

CH1 HART device information (manufacturer ID/expanded manufacturer ID)
The manufacturer ID or extended manufacturer ID of the used HART-enabled device is stored. For details on the stored
values, refer to the manual of the used HART-enabled device.
The amount of data used differs depending on the HART pre-defined protocol.
• HART 5/6: 1 byte
• HART 7: 2 bytes
■Buffer memory address
The following shows the buffer memory address of this area.
Buffer memory name
CH HART device information (manufacturer
ID/expanded manufacturer ID)
CH1 HART device information (device type/expanded device type)
A device type or expanded device type of the used HART-enabled device is stored. For details on the stored values, refer to
the manual of the used HART-enabled device.
The amount of data used differs depending on the HART pre-defined protocol.
• HART 5/6: 1 byte
• HART 7: 2 bytes
■Buffer memory address
The following shows the buffer memory address of this area.
Buffer memory name
CH HART device information (device type/
expanded device type)
CH1 HART device information (device ID)
A device ID of the used HART-enabled device is stored as three-byte data. For details on the stored values, refer to the
manual of the used HART-enabled device.
Two words of the buffer memory areas are used per channel.
■Buffer memory address
The following shows the buffer memory address of this area.
Buffer memory name
CH HART device information (device ID)
APPX
138
Appendix 3 Buffer Memory Areas
CH1
CH2
CH3
2528
2628
2728
CH1
CH2
CH3
2529
2629
2729
CH1
CH2
CH3
2530
2630
2730
2531
2631
2731
CH4
CH5
CH6
2828
2928
3028
CH4
CH5
CH6
2829
2929
3029
CH4
CH5
CH6
2830
2930
3030
2831
2931
3031
CH7
CH8
3128
3228
CH7
CH8
3129
3229
CH7
CH8
3130
3230
3131
3231

Advertisement

Table of Contents
loading

Table of Contents