Cyclic Data Integrity Assurance - Mitsubishi Electric MELSEC iQ-R Series User Manual

Melsec iq-r cc-link system master/local module
Hide thumbs Also See for MELSEC iQ-R Series:
Table of Contents

Advertisement

Cyclic data integrity assurance

This function prevents read/write data from being separated between new and old data.
This function assures the cyclic data integrity in units of 32 bits or station-based units.
32-bit data integrity assurance
This function prevents read/write data in 32-bit increments from being separated between new and old data.
The data in the remote register (RWr and RWw) between a CPU module, master station, and local station are assured in units
of 32 bits.
32-bit data integrity assurance is automatically performed when the following conditions are satisfied.
• The first address of the remote register (RWr and RWw) has an even number.
• When accessing the remote register (RWr/RWw) using a program, access them with an even number of devices.
DMOV
Master station
CPU module
instruction
Device
Remote register
DFROM
instruction
W000
RWr00
W001
RWr01
W002
RWr02
W003
RWr03
W004
RWr04
Station-based block data assurance
Cyclic data may be separated between new and old data depending on the timing of the link refresh. This function prevents
read/write data per slave station from being separated between new and old data. Because module parameters are
configured only on an engineering tool, a program to prevent data separation is not required.
For each slave station, data assurance is provided to data in RX, RY, RWr, and RWw that are automatically transferred to a
CPU module by setting the refresh device of the module parameter.
■Setting
Set station-based block data assurance under "Supplementary Cyclic Settings" in "Application Settings". ( Page 69
Supplementary Cyclic Settings)
Configure the setting in the master station, local station, and standby master station where data needs to be assured.
Master station
CPU module
DMOV
Device
Remote register
instruction
W000
RWr00
DFROM
instruction
W001
RWr01
W002
RWr02
W003
RWr03
W004
RWr04
Master station
CPU module
FROM
Device
Remote register
instruction
W000
RWr00
W001
RWr01
W002
RWr02
W003
RWr03
1 FUNCTIONS
29
1.1 Cyclic Transmission
1

Advertisement

Table of Contents
loading

Table of Contents