Fujitsu DevKit16 User Manual page 93

Table of Contents

Advertisement

DIN Conn.
Device Bus
PIN
PIN NO.
CPU Pin Nr.
B10
C10
A11
47
B11
48
C11
A12
67
B12
68
C12
A13
B13
53
C13
54
A14
55
B14
56
C14
57
A15
58
B15
59
C15
60
A16
65
B16
66
C16
A17
59
C17
60
C17
A18
B18
C18
A19
B19
C19
C20
A21
C20
A21
B21
C21
A22
61
B22
62
C22
63
A23
64
B23
C23
A24
73
B24
74
C24
75
A25
76
B25
C25
A26
B26
Function
CPU PIN Nr.
14
15
TIN0
16
TOT0
17
GND
TIN1
18
TOT1
19
20
24
IN0
22
IN1
21
IN2
25
IN3
26
IN4
28
IN5
OUT2/IN6
OUT3/IN7
61
OUT0
62
OUT1
67
VCC
OUT3/IN7
33
OUT2/IN6
68
AVCC
34
35
36
AGND
37
38
39
GND
40
41
43
44
45
46
PPG0
77
PPG1
52
PPG2
69
PPG3
70
71
72
TX0
29
RX0
30
TX1
31
RX1
32
53
54
55
56
91
91
91
91
Interface Bus
SIGNAL
2nd Function
HRQ
P34
\HAK
P35
RDY
P36
CLK
P37
GND
GND
SOT0
P40
SCK0
P41
SIN0
P42
SOT1
P45
SCK1
P44
SIN1
P43
SOT2
P46
SCK2
P47
SIN2
P50
SDA
SCL
PPG0
P80
PPG1
P81
TIN1
P86
VCC
ADTG
P55
TOT1
P87
AVCC
AVR+
AVR-
AGND
AN0
P60
AN1
P61
GND
GND
AN2
P62
AN3
P63
AN4
P64
AN5
P65
AN6
P66
AN7
P67
\RST
\HST
INT0
P90
INT1
P91
INT2
P92
INT3
P93
INT4
P51
INT5
P52
INT6
P53
INT7
P54
IN0
P70
IN1
P71
IN2
P72
IN3
P73

Advertisement

Table of Contents
loading

Table of Contents