The Timing Format Specification; Timing Format Specification [Assignment]; Figure 6-7. Timing Assignment Format Specification - HP 1630A Operating And Programming Manual

Logic analyzer
Hide thumbs Also See for 1630A:
Table of Contents

Advertisement

Model 1630A/D/G
Timing Measurements
THE TIMING FORMAT SPECIFICATION
Timing Format Specification [Assignment]
The [Assignment] menu allows you to setup the analyzer to present information in a format that will be useful .
In the [Assignment] menu, you perform two setup assignments : label assignments and threshold
assignments . See figure 6-7 .
LABEL ASSIGNMENTS
Timing Format Specification_____________________________________
Fctivity>
I it 11111 ----- I_
Label
PoI
LABEL
Figure 6-7. Timing Assignment Format Specification
When the analyzer makes a measurement, it collects the states from all input bits (whether part of a label or
not) . When a label is assigned to a bit, that bit is available to the display. The analyzer cannot place the activity
from a bit on the display unless that bit has a label assigned to it .
A benefit of labeling sets of bits during a timing analysis is that abnormal occurrences can be easily identified,
such as when two handshake lines are high during the same instant of time .
The label capabilities and limitations are as follows :
Maximum no. of labels: 16
Label size :
1 to 5 alphanumeric characters .
Label content :
Label polarity :
1 to all bits . Same bit can be included in all labels .
[+]
=
positive-true ; [-] = negative-true (only affects LIST displays and TRACE
specification).
Label bit arrangement :
(Example of 4-bit label)
HNDSK
POD1
PODO
7 . ...0
7. . ..0
MSB
1 1
1 1
LSB

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

1630g1630d

Table of Contents