What Is The Function Of The Retry Timer In The Pci Configuration Register; When The Μ Pd98409 Is The Target, What Happens If An Invalid Command Is Received; Are The Registers Of The Μ Pd98409 Mapped To The I/O Space Or The Memory Space; Does The Μ Pd98409 Support The Master Operation Of Ad Line Driving, Known As Arbitration Parking - NEC mPD98409 Q&A

Neascot-s40c atm light sar controller
Table of Contents

Advertisement

Q.2.4

What is the function of the Retry timer in the PCI configuration register?

A.2.4
The µ PD98409 counts Retry, Disconnect, and Latency timeouts as the Retry timer count. If the number of all of
these transfer interruptions exceeds the Retry timer count value, the FERR bit of the GSR register is set and
operation is stopped.
Reference: µ PD98409 User's Manual 4.1.2 Configuration register
Q.2.5
When the µ PD98409 is the target, what happens if an invalid command is received?
A.2.5
The µ PD98409 does not respond to the transfer (DEVSEL_B does not become active).
Reference: µ PD98409 User's Manual 4.1.3 (1) Slave transaction
Q.2.6
Are the registers of the µ PD98409 mapped to the I/O space or the memory space?
A.2.6
Both I/O and memory space can be used. I/O and memory space can also be used simultaneously.
Reference: µ PD98409 User's Manual 4.1.2 Configuration register
Q.2.7
Does the µ PD98409 support the master operation of AD line driving, known as arbitration parking, if it is
selected by the arbiter when there is no master to request transfer on the PCI bus?
A.2.7
Yes.
Reference: µ PD98409 User's Manual 4.1.1 Features of PCI bus interface
CHAPTER 2 PCI INTERFACE
Information S14769EJ1V0IF00
13

Advertisement

Table of Contents
loading

This manual is also suitable for:

Pd98409gn-lmu

Table of Contents