What Kind Of Support Is There For Receive Vpi/Vci? When Reducing From Vpi/Vci 24 Bits To; Vpi/Vci 15 Bits Via A Setting In The Vrr Register, How Is The Area That Is Invalidated By Shift And Mask Processed; How Should The Uinfo Field Of The Receive Vc Table And Receive Indication Be Used - NEC mPD98409 Q&A

Neascot-s40c atm light sar controller
Table of Contents

Advertisement

Q.8.11
What kind of support is there for receive VPI/VCI? When reducing from VPI/VCI 24 bits to VPI/VCI 15 bits via a
setting in the VRR register, how is the area that is invalidated by SHIFT and MASK processed?
A.8.11
Fields invalidated by SHIFT and MASK are ignored by the µ PD98409. Regardless of whether the value of the
invalidated field is 0 or 1, the µ PD98409 receives that cell.
Area that is invalidated by SHIFT (when SHIFT = 4)
VPI 8 bits
VPI higher bits
VPI lower bits
VPI higher bits
: Area invalidated by SHIFT
Area that is invalidated by MASK (when MASK = 00FFh)
SHIFT = 4 bits
Reference: µ PD98409 User's Manual 5.5.4 Setting of receive look-up table
Q.8.12

How should the UINFO field of the receive VC table and receive indication be used?

A.8.12
The value set in the UINFO field of the receive VC table is stored in the UINFO field of the receive indication as is.
The user may, but does not have to, use the UINFO field for any application as user information.
Reference: µ PD98409 User's Manual 5.5.3 (2) Setting of receive VC table
CHAPTER 8 RECEPTION
VCI higher bits
SHIFT = 4 bits
VPI lower bits
MASK = 00FFh
VPI lower bits
: Area invalidated by MASK
Information S14769EJ1V0IF00
VCI 16 bits
VCI lower bits
VCI lower bits
VCI lower bits
31

Advertisement

Table of Contents
loading

This manual is also suitable for:

Pd98409gn-lmu

Table of Contents