Device Overview
Contents
This chapter contains an overview of the design, time synchronization, interfaces and the voltage
supply of the SIMEAS R-PMU.
4.1
Device Architecture
4.2
Central Processing Module (CPU)
4.3
Data Acquisition Modules
4.4
Time Synchronization
4.5
Interfaces
4.6
Control Panel
4.7
Voltage Supply
4.8
Housing Versions
Digital Fault Recorder, SIMEAS R-PMU, Manual
E50417-H1076-C360-A5, Release 10.2012
4
24
25
26
28
29
30
31
32
23